Fix bug with PC incrementing

This commit is contained in:
Jarred Allen 2021-03-20 18:06:03 -04:00
parent a3a646d1a9
commit f9cf05a7d4

View File

@ -105,7 +105,7 @@ module icache(
assign ICacheStallF = 0; //DelayF & ~DelaySideF;
// Detect if the instruction is compressed
assign CompressedF = (DelayD) ? (MisalignedHalfInstrD[1:0] != 2'b11) : (InstrF[1:0] != 2'b11);
assign CompressedF = InstrF[1:0] != 2'b11;
// Pick the correct output, depending on whether we have to assemble this
// instruction from two reads or not.