forked from Github_Repos/cvw
		
	Reduced size of preproc right shift
This commit is contained in:
		
							parent
							
								
									0e9bd5dab5
								
							
						
					
					
						commit
						dba3ffe767
					
				| @ -70,7 +70,8 @@ module fdivsqrtpreproc ( | |||||||
|     logic  AsE, BsE, ALTBE, NegQuotE; |     logic  AsE, BsE, ALTBE, NegQuotE; | ||||||
|     logic  [`XLEN-1:0]  AE, BE; |     logic  [`XLEN-1:0]  AE, BE; | ||||||
|     logic  [`XLEN-1:0] PosA, PosB; |     logic  [`XLEN-1:0] PosA, PosB; | ||||||
|     logic  [`DIVBLEN:0] ZeroDiff, IntBits, RightShiftX; |     logic  [`DIVBLEN:0] ZeroDiff, IntBits; | ||||||
|  |     logic  [`LOGRK-1:0] RightShiftX; | ||||||
| 
 | 
 | ||||||
|     // Extract inputs, signs, zero, depending on W64 mode if applicable
 |     // Extract inputs, signs, zero, depending on W64 mode if applicable
 | ||||||
|     assign signedDiv = ~Funct3E[0]; |     assign signedDiv = ~Funct3E[0]; | ||||||
|  | |||||||
		Loading…
	
		Reference in New Issue
	
	Block a user