Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity

busybear: add seperate message on bad memory access becasue its confusing

Browse Source
This commit is contained in:
Noah Boorstin 2021-03-16 21:42:26 -04:00
parent e7fae21eb8
commit bfa7aedd35
1 changed files with 10 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
wally-pipelined/testbench/testbench-busybear.sv
View File

@ -106,6 +106,7 @@ module testbench_busybear();
end end
integer warningCount = 0; integer warningCount = 0;
integer instrs;
//logic[63:0] adrTranslation[4:0]; //logic[63:0] adrTranslation[4:0];
//string translationType[4:0] = {"rf", "writeAdr", "PCW", "PC", "readAdr"}; //string translationType[4:0] = {"rf", "writeAdr", "PCW", "PC", "readAdr"};
@ -249,6 +250,15 @@ module testbench_busybear();
end end
end end
always @(dut.hart.priv.csr.genblk1.csrm.MCAUSE_REGW) begin
if (dut.hart.priv.csr.genblk1.csrm.MCAUSE_REGW == 5 && instrs != 0) begin
$display("!!!!!!illegal (physical) memory access !!!!!!!!!!");
$display("(as a reminder, MCAUSE and MEPC are set by this)");
$display("at %0t ps, instr %0d, HADDR %x", $time, instrs, HADDR);
`ERROR
end
end
`define CHECK_CSR2(CSR, PATH) \ `define CHECK_CSR2(CSR, PATH) \
string CSR; \ string CSR; \
logic [63:0] expected``CSR``; \ logic [63:0] expected``CSR``; \
@ -340,7 +350,6 @@ module testbench_busybear();
end end
string PCtext, PCtext2; string PCtext, PCtext2;
integer instrs;
initial begin initial begin
instrs = 0; instrs = 0;
end end