Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Simplified remainder for divide by 0

Browse Source
This commit is contained in:
David Harris 2021-10-10 11:20:07 -07:00
parent 6988c8c37c
commit b713b6ca87
1 changed files with 11 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
wally-pipelined/src/muldiv/intdivrestoring.sv
View File

@ -40,7 +40,7 @@ module intdivrestoring (
logic [`XLEN-1:0] WE[`DIV_BITSPERCYCLE:0]; logic [`XLEN-1:0] WE[`DIV_BITSPERCYCLE:0];
logic [`XLEN-1:0] XQE[`DIV_BITSPERCYCLE:0]; logic [`XLEN-1:0] XQE[`DIV_BITSPERCYCLE:0];
logic [`XLEN-1:0] DSavedE, XSavedE, XSavedM, DinE, XinE, DnE, DAbsBE, DAbsBM, XnE, XInitE, WM, XQM, WnM, XQnM; logic [`XLEN-1:0] DinE, XinE, DnE, DAbsBE, DAbsBM, XnE, XInitE, WM, XQM, WnM, XQnM;
localparam STEPBITS = $clog2(`XLEN/`DIV_BITSPERCYCLE); localparam STEPBITS = $clog2(`XLEN/`DIV_BITSPERCYCLE);
logic [STEPBITS:0] step; logic [STEPBITS:0] step;
logic Div0E, Div0M; logic Div0E, Div0M;
@ -49,12 +49,7 @@ module intdivrestoring (
logic [`XLEN-1:0] WNextE, XQNextE; logic [`XLEN-1:0] WNextE, XQNextE;
// save inputs on the negative edge of the execute clock. // Divider control signals
// This is unusual practice, but the inputs are not guaranteed to be stable due to some hazard and forwarding logic.
// Saving the inputs is the most hardware-efficient way to fix the issue.
//flopen #(`XLEN) xsavereg(~clk, DivStartE, SrcAE, XSavedE);
// flopen #(`XLEN) dsavereg(~clk, DivStartE, SrcBE, DSavedE);
assign DivStartE = DivE & ~BusyE & ~DivDoneM; assign DivStartE = DivE & ~BusyE & ~DivDoneM;
assign DivBusyE = BusyE | DivStartE; assign DivBusyE = BusyE | DivStartE;
@ -74,16 +69,11 @@ module intdivrestoring (
assign SignXE = DivSignedE & XinE[`XLEN-1]; assign SignXE = DivSignedE & XinE[`XLEN-1];
assign Div0E = (DinE == 0); assign Div0E = (DinE == 0);
// pipeline registers
flopen #(1) Div0eMReg(clk, DivStartE, Div0E, Div0M);
flopen #(1) SignDMReg(clk, DivStartE, SignDE, SignDM);
flopen #(1) SignXMReg(clk, DivStartE, SignXE, SignXM);
// Take absolute value for signed operations, and negate D to handle subtraction in divider stages // Take absolute value for signed operations, and negate D to handle subtraction in divider stages
neg #(`XLEN) negd(DinE, DnE); neg #(`XLEN) negd(DinE, DnE);
mux2 #(`XLEN) dabsmux(DnE, DinE, SignDE, DAbsBE); // take absolute value for signed operations, and negate for subtraction setp mux2 #(`XLEN) dabsmux(DnE, DinE, SignDE, DAbsBE); // take absolute value for signed operations, and negate for subtraction setp
neg #(`XLEN) negx(XinE, XnE); neg #(`XLEN) negx(XinE, XnE);
mux2 #(`XLEN) xabsmux(XinE, XnE, SignXE, XInitE); // need original X as remainder if doing divide by 0 mux3 #(`XLEN) xabsmux(XinE, XnE, SrcAE, {Div0E, SignXE}, XInitE); // take absolute value for signed operations, or keep original value for divide by 0
// initialization multiplexers on first cycle of operation (one cycle after start is asserted) // initialization multiplexers on first cycle of operation (one cycle after start is asserted)
mux2 #(`XLEN) wmux(WE[`DIV_BITSPERCYCLE], {`XLEN{1'b0}}, DivStartE, WNextE); mux2 #(`XLEN) wmux(WE[`DIV_BITSPERCYCLE], {`XLEN{1'b0}}, DivStartE, WNextE);
@ -91,10 +81,12 @@ module intdivrestoring (
// registers before division steps // registers before division steps
// *** maybe change this stuff to M stage // *** maybe change this stuff to M stage
flopen #(`XLEN) wreg(clk, DivBusyE, WNextE, WE[0]);
flopen #(`XLEN) xreg(clk, DivBusyE, XQNextE, XQE[0]);
flopen #(`XLEN) dabsreg(clk, DivStartE, DAbsBE, DAbsBM); flopen #(`XLEN) dabsreg(clk, DivStartE, DAbsBE, DAbsBM);
flopen #(`XLEN) wreg(clk, BusyE | DivStartE, WNextE, WE[0]); // *** merge Busy and start without combinational loop flopen #(1) Div0eMReg(clk, DivStartE, Div0E, Div0M);
flopen #(`XLEN) xreg(clk, BusyE | DivStartE, XQNextE, XQE[0]); flopen #(1) SignDMReg(clk, DivStartE, SignDE, SignDM);
flopen #(`XLEN) XSavedMReg(clk, DivStartE, SrcAE, XSavedM); flopen #(1) SignXMReg(clk, DivStartE, SignXE, SignXM);
// one copy of divstep for each bit produced per cycle // one copy of divstep for each bit produced per cycle
generate generate
@ -103,7 +95,7 @@ module intdivrestoring (
intdivrestoringstep divstep(WE[i], XQE[i], DAbsBM, WE[i+1], XQE[i+1]); intdivrestoringstep divstep(WE[i], XQE[i], DAbsBM, WE[i+1], XQE[i+1]);
endgenerate endgenerate
assign WM = WE[0]; assign WM = WE[0]; // *** move to M stage
assign XQM = XQE[0]; assign XQM = XQE[0];
// Output selection logic in Memory Stage // Output selection logic in Memory Stage
@ -114,7 +106,7 @@ module intdivrestoring (
neg #(`XLEN) qneg(XQM, XQnM); neg #(`XLEN) qneg(XQM, XQnM);
// Select appropriate output: normal, negated, or for divide by zero // Select appropriate output: normal, negated, or for divide by zero
mux3 #(`XLEN) qmux(XQM, XQnM, {`XLEN{1'b1}}, {Div0M, NegQM}, QuotM); // Q taken from XQ register, negated if necessary, or all 1s when dividing by zero mux3 #(`XLEN) qmux(XQM, XQnM, {`XLEN{1'b1}}, {Div0M, NegQM}, QuotM); // Q taken from XQ register, negated if necessary, or all 1s when dividing by zero
mux3 #(`XLEN) remmux(WM, WnM, XSavedM, {Div0M, NegWM}, RemM); // REM taken from W register, negated if necessary, or from X when dividing by zero mux3 #(`XLEN) remmux(WM, WnM, XQM, {Div0M, NegWM}, RemM); // REM taken from W register, negated if necessary, or from X when dividing by zero
// Divider FSM to sequence Busy, and Done // Divider FSM to sequence Busy, and Done
always_ff @(posedge clk) always_ff @(posedge clk)