forked from Github_Repos/cvw
Rolled back fflush on uart. Use -syncio in Modelsim command line instead.
This commit is contained in:
parent
603c7712a9
commit
afd6153044
@ -377,9 +377,7 @@ module uartPC16550D(
|
||||
txhrfull <= #1 1;
|
||||
end
|
||||
$write("%c",Din); // for testbench
|
||||
//if (Din == 13) $fflush;
|
||||
$fflush;
|
||||
end
|
||||
end
|
||||
if (txstate == UART_IDLE) begin // move data into tx shift register if available
|
||||
if (fifoenabled) begin
|
||||
if (~txfifoempty) begin
|
||||
|
Loading…
Reference in New Issue
Block a user