Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Changed DTIM latency to 2 cycles

Browse Source
This commit is contained in:
David Harris 2021-02-02 14:22:12 -05:00
parent 4fbb5f0f1b
commit aee44bb343
1 changed files with 3 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
wally-pipelined/src/uncore/dtim.sv
View File

@ -39,27 +39,21 @@ module dtim (
// logic [`XLEN-1:0] write; // logic [`XLEN-1:0] write;
logic [15:0] entry; logic [15:0] entry;
logic memread, memwrite; logic memread, memwrite;
// logic busy;
logic [3:0] busycount; logic [3:0] busycount;
// busy FSM to extend READY signal // busy FSM to extend READY signal
always_ff @(posedge HCLK, negedge HRESETn) always_ff @(posedge HCLK, negedge HRESETn)
if (~HRESETn) begin if (~HRESETn) begin
// busy <= 0;
HREADYTim <= 1; HREADYTim <= 1;
end else begin end else begin
// if (~busy & HSELTim) begin
if (HREADYTim & HSELTim) begin if (HREADYTim & HSELTim) begin
// busy <= 1;
busycount <= 0; busycount <= 0;
HREADYTim <= 0; HREADYTim <= 0;
// end else if (busy) begin
end else if (~HREADYTim) begin end else if (~HREADYTim) begin
busycount <= busycount + 1; if (busycount == 0) begin // TIM latency, for testing purposes
if (busycount == 4) begin // TIM latency, for testing purposes
// busy <= 0;
HREADYTim <= 1; HREADYTim <= 1;
end end else
busycount <= busycount + 1;
end end
end end