forked from Github_Repos/cvw
		
	Minor tweaks
This commit is contained in:
		
							parent
							
								
									d56d7a75a6
								
							
						
					
					
						commit
						a44c2abb12
					
				| @ -77,10 +77,10 @@ module datapath ( | ||||
|   logic [`XLEN-1:0] ALUResultW; | ||||
|   logic [`XLEN-1:0] ResultW; | ||||
| 
 | ||||
|   // Decode stage
 | ||||
|   assign Rs1D      = InstrD[19:15]; | ||||
|   assign Rs2D      = InstrD[24:20]; | ||||
|   assign RdD       = InstrD[11:7]; | ||||
| 	 | ||||
|   regfile regf(clk, reset, RegWriteW, Rs1D, Rs2D, RdW, ResultW, RD1D, RD2D); | ||||
|   extend ext(.InstrD(InstrD[31:7]), .*); | ||||
|   | ||||
|  | ||||
| @ -101,9 +101,9 @@ module csrm #(parameter | ||||
|   assign WriteMEPCM = MTrapM | (CSRMWriteM && (CSRAdrM == MEPC)); | ||||
|   assign WriteMCAUSEM = MTrapM | (CSRMWriteM && (CSRAdrM == MCAUSE)); | ||||
|   assign WriteMTVALM = MTrapM | (CSRMWriteM && (CSRAdrM == MTVAL)); | ||||
|   assign WritePMPCFG0M = MTrapM | (CSRMWriteM && (CSRAdrM == PMPCFG0)); | ||||
|   assign WritePMPCFG2M = MTrapM | (CSRMWriteM && (CSRAdrM == PMPCFG2)); | ||||
|   assign WritePMPADDR0M = MTrapM | (CSRMWriteM && (CSRAdrM == PMPADDR0)); | ||||
|   assign WritePMPCFG0M = (CSRMWriteM && (CSRAdrM == PMPCFG0)); | ||||
|   assign WritePMPCFG2M = (CSRMWriteM && (CSRAdrM == PMPCFG2)); | ||||
|   assign WritePMPADDR0M = (CSRMWriteM && (CSRAdrM == PMPADDR0)); | ||||
|   assign WriteMCOUNTERENM = CSRMWriteM && (CSRAdrM == MCOUNTEREN); | ||||
|   assign WriteMCOUNTINHIBITM = CSRMWriteM && (CSRAdrM == MCOUNTINHIBIT); | ||||
| 
 | ||||
|  | ||||
		Loading…
	
		Reference in New Issue
	
	Block a user