Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Name changes for states in LSU.

Browse Source
This commit is contained in:
Ross Thompson 2021-12-28 15:03:24 -06:00
parent 13b4201198
commit 9c190b019b
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
wally-pipelined/src/lsu/lsu.sv
View File

@ -455,8 +455,8 @@ module lsu
assign NextFetchCount = FetchCount + 1'b1; assign NextFetchCount = FetchCount + 1'b1;
typedef enum {STATE_BUS_READY, typedef enum {STATE_BUS_READY,
STATE_BUS_FETCH_WDV, STATE_BUS_FETCH,
STATE_BUS_WRITE_WDV, STATE_BUS_WRITE,
STATE_BUS_UNCACHED_WRITE, STATE_BUS_UNCACHED_WRITE,
STATE_BUS_UNCACHED_WRITE_DONE, STATE_BUS_UNCACHED_WRITE_DONE,
STATE_BUS_UNCACHED_READ, STATE_BUS_UNCACHED_READ,
@ -500,13 +500,13 @@ module lsu
end end
// D$ Fetch Line // D$ Fetch Line
else if(DCFetchLine) begin else if(DCFetchLine) begin
BusNextState = STATE_BUS_FETCH_WDV; BusNextState = STATE_BUS_FETCH;
CntReset = 1'b1; CntReset = 1'b1;
BusStall = 1'b1; BusStall = 1'b1;
end end
// D$ Write Line // D$ Write Line
else if(DCWriteLine) begin else if(DCWriteLine) begin
BusNextState = STATE_BUS_WRITE_WDV; BusNextState = STATE_BUS_WRITE;
CntReset = 1'b1; CntReset = 1'b1;
BusStall = 1'b1; BusStall = 1'b1;
end end
@ -544,7 +544,7 @@ module lsu
SelUncached = 1'b1; SelUncached = 1'b1;
end end
STATE_BUS_FETCH_WDV: begin STATE_BUS_FETCH: begin
BusStall = 1'b1; BusStall = 1'b1;
PreCntEn = 1'b1; PreCntEn = 1'b1;
DCtoAHBReadM = 1'b1; DCtoAHBReadM = 1'b1;
@ -554,11 +554,11 @@ module lsu
BusNextState = STATE_BUS_READY; BusNextState = STATE_BUS_READY;
BUSACK = 1'b1; BUSACK = 1'b1;
end else begin end else begin
BusNextState = STATE_BUS_FETCH_WDV; BusNextState = STATE_BUS_FETCH;
end end
end end
STATE_BUS_WRITE_WDV: begin STATE_BUS_WRITE: begin
BusStall = 1'b1; BusStall = 1'b1;
PreCntEn = 1'b1; PreCntEn = 1'b1;
DCtoAHBWriteM = 1'b1; DCtoAHBWriteM = 1'b1;
@ -567,7 +567,7 @@ module lsu
BusNextState = STATE_BUS_READY; BusNextState = STATE_BUS_READY;
BUSACK = 1'b1; BUSACK = 1'b1;
end else begin end else begin
BusNextState = STATE_BUS_WRITE_WDV; BusNextState = STATE_BUS_WRITE;
end end
end end
endcase endcase