forked from Github_Repos/cvw
		
	Reverted cache change
This commit is contained in:
		
							parent
							
								
									50b44b4416
								
							
						
					
					
						commit
						99f3d7a7f6
					
				
							
								
								
									
										1
									
								
								pipelined/src/cache/cache.sv
									
									
									
									
										vendored
									
									
								
							
							
						
						
									
										1
									
								
								pipelined/src/cache/cache.sv
									
									
									
									
										vendored
									
									
								
							| @ -180,7 +180,6 @@ module cache #(parameter LINELEN,  NUMLINES,  NUMWAYS, DCACHE = 1) ( | |||||||
|   mux3 #(`PA_BITS) CacheBusAdrMux(.d0({PAdr[`PA_BITS-1:OFFSETLEN], {{OFFSETLEN}{1'b0}}}), |   mux3 #(`PA_BITS) CacheBusAdrMux(.d0({PAdr[`PA_BITS-1:OFFSETLEN], {{OFFSETLEN}{1'b0}}}), | ||||||
| 		.d1({VictimTag, PAdr[SETTOP-1:OFFSETLEN], {{OFFSETLEN}{1'b0}}}), | 		.d1({VictimTag, PAdr[SETTOP-1:OFFSETLEN], {{OFFSETLEN}{1'b0}}}), | ||||||
| 		.d2({VictimTag, FlushAdr, {{OFFSETLEN}{1'b0}}}), | 		.d2({VictimTag, FlushAdr, {{OFFSETLEN}{1'b0}}}), | ||||||
| 		.d2({VictimTag, FlushAdr, OFFSETLEN'b0}), |  | ||||||
| 		.s({SelFlush, SelEvict}), | 		.s({SelFlush, SelEvict}), | ||||||
| 		.y(CacheBusAdr)); | 		.y(CacheBusAdr)); | ||||||
| 
 | 
 | ||||||
|  | |||||||
		Loading…
	
		Reference in New Issue
	
	Block a user