forked from Github_Repos/cvw
		
	Patching up testbench; fixed false passing, but rv32ic and rv32e tests now fail
This commit is contained in:
		
							parent
							
								
									c61cd55c5c
								
							
						
					
					
						commit
						76dccbad91
					
				@ -256,7 +256,7 @@ logic [3:0] dummy;
 | 
				
			|||||||
          if (signature[i] !== sig &
 | 
					          if (signature[i] !== sig &
 | 
				
			||||||
          //if (signature[i] !== dut.core.lsu.dtim.ram.RAM[testadr+i] &
 | 
					          //if (signature[i] !== dut.core.lsu.dtim.ram.RAM[testadr+i] &
 | 
				
			||||||
	      (signature[i] !== DCacheFlushFSM.ShadowRAM[testadr+i])) begin  // ***i+1?
 | 
						      (signature[i] !== DCacheFlushFSM.ShadowRAM[testadr+i])) begin  // ***i+1?
 | 
				
			||||||
            if ((signature[i] !== '0 & signature[i+4] != 'x)) begin
 | 
					            if ((signature[i] !== '0 | signature[i+4] !== 'x)) begin
 | 
				
			||||||
//            if (signature[i+4] !== 'bx | (signature[i] !== 32'hFFFFFFFF & signature[i] !== 32'h00000000)) begin
 | 
					//            if (signature[i+4] !== 'bx | (signature[i] !== 32'hFFFFFFFF & signature[i] !== 32'h00000000)) begin
 | 
				
			||||||
              // report errors unless they are garbage at the end of the sim
 | 
					              // report errors unless they are garbage at the end of the sim
 | 
				
			||||||
              // kind of hacky test for garbage right now
 | 
					              // kind of hacky test for garbage right now
 | 
				
			||||||
 | 
				
			|||||||
		Loading…
	
		Reference in New Issue
	
	Block a user