Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fixed lw by delaying read value by one cycle

Browse Source
This commit is contained in:
David Harris 2021-02-07 23:28:21 -05:00
parent 3551cc859b
commit 63c7c18771
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
wally-pipelined/src/ebu/ahblite.sv
View File

@ -32,6 +32,7 @@
module ahblite ( module ahblite (
input logic clk, reset, input logic clk, reset,
input logic StallW, FlushW,
// Load control // Load control
input logic UnsignedLoadM, input logic UnsignedLoadM,
// Signals from Instruction Cache // Signals from Instruction Cache
@ -71,7 +72,7 @@ module ahblite (
logic GrantData; logic GrantData;
logic [2:0] ISize; logic [2:0] ISize;
logic [`AHBW-1:0] HRDATAMasked; logic [`AHBW-1:0] HRDATAMasked, ReadDataM;
logic IReady, DReady; logic IReady, DReady;
// logic [3:0] HSIZED; // size delayed by one cycle for reads // logic [3:0] HSIZED; // size delayed by one cycle for reads
// logic [2:0] HADDRD; // address delayed for subword reads // logic [2:0] HADDRD; // address delayed for subword reads
@ -136,7 +137,9 @@ module ahblite (
// *** assumes AHBW = XLEN // *** assumes AHBW = XLEN
assign InstrRData = HRDATAMasked[31:0]; assign InstrRData = HRDATAMasked[31:0];
assign IReady = HREADY & InstrReadF & ~GrantData; // maybe unused?*** assign IReady = HREADY & InstrReadF & ~GrantData; // maybe unused?***
assign ReadDataW = HRDATAMasked; // assign ReadDataW = HRDATAMasked;
assign ReadDataM = HRDATAMasked; // changed from W to M dh 2/7/2021
flopenrc #(`XLEN) ReadDataWReg(clk, reset, FlushW, ~StallW, ReadDataM, ReadDataW);
assign DReady = HREADY & GrantData; // ***unused? assign DReady = HREADY & GrantData; // ***unused?