Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Slight tweaks to synthDC for library variables

Browse Source
This commit is contained in:
James Stine 2022-02-10 17:56:27 -06:00
parent 39be787821
commit 39fd199538
2 changed files with 7 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
synthDC/.synopsys_dc.setup
View File

@ -12,7 +12,7 @@ if { [info exists ::env(RISCV)] } {
}
if {$tech == "sky130"} {
set s8lib ../addins/sky130_osu_sc_t12/12T_ms/lib/
set s8lib $timing_lib/sky130_osu_sc_t12/12T_ms/lib/
lappend search_path $s8lib
} elseif {$tech == "sky90"} {
set s9lib $timing_lib/sky90/tech_files/

15
synthDC/README.md
View File

@ -16,21 +16,18 @@ FREQ
Frequency in MHz. Default is 500
CONFIG
The wally configuration file. Default is rv32e.
Examples.
rv32e
rv64gc
rv32gc
The Wally configuration file. The default is rv32e.
Examples: rv32e, rv64gc, rv32gc
TECH
The target standard cell library. Default is 130.
The target standard cell library. The default is sky130.
sky90: skywater 90nm TT 25C
sky130: skywater 130nm TT 25C
SAIFPOWER
Controls if power analysis is driven by switching factor or RTL modelsim simulation.
When enabled requires a saif file named power.saif.
Default is 0.
Controls if power analysis is driven by switching factor or
RTL modelsim simulation. When enabled requires a saif file
named power.saif. The default is 0.
0: switching factor power analysis
1: RTL simulation driven power analysis.