Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Moved all bus logic outside the dcache. Still needs cleanup.

Browse Source
This commit is contained in:
Ross Thompson 2021-12-28 11:18:47 -06:00
parent 74d636cb53
commit 243728d089
1 changed files with 7 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
wally-pipelined/src/lsu/lsu.sv
View File

@ -470,6 +470,9 @@ module lsu
case(BusCurrState)
STATE_BUS_READY: begin
if(IgnoreRequest) begin
BusNextState = STATE_BUS_READY;
end else
// uncache write
if(MemRWMtoDCache[0] & ~CacheableMtoDCache) begin
BusNextState = STATE_BUS_UNCACHED_WRITE;
@ -537,39 +540,25 @@ module lsu
CommittedMfromBus = 1'b1;
if (FetchCountFlag & DCfromAHBAck) begin
BusNextState = STATE_BUS_FETCH_DONE;
BusNextState = STATE_BUS_READY;
BUSACK = 1'b1;
end else begin
BusNextState = STATE_BUS_FETCH_WDV;
end
end
STATE_BUS_FETCH_DONE: begin
BusStall = 1'b1;
CntReset = 1'b1;
CommittedMfromBus = 1'b1;
BusNextState = STATE_BUS_READY;
BUSACK = 1'b1;
end
STATE_BUS_EVICT_DIRTY: begin
BusStall = 1'b1;
PreCntEn = 1'b1;
DCtoAHBWriteM = 1'b1;
CommittedMfromBus = 1'b1;
if(FetchCountFlag & DCfromAHBAck) begin
BusNextState = STATE_BUS_WRITE_CACHE_BLOCK;
BusNextState = STATE_BUS_READY;
BUSACK = 1'b1;
end else begin
BusNextState = STATE_BUS_EVICT_DIRTY;
end
end
STATE_BUS_WRITE_CACHE_BLOCK: begin
BusStall = 1'b1;
CntReset = 1'b1;
CommittedMfromBus = 1'b1;
BusNextState = STATE_BUS_READY;
BUSACK = 1'b1;
end
endcase
end