forked from Github_Repos/cvw
		
	Simplify FSM
This commit is contained in:
		
							parent
							
								
									6961e499dc
								
							
						
					
					
						commit
						16cde5f87e
					
				@ -103,7 +103,7 @@ module fdivsqrtfsm(
 | 
				
			|||||||
          if (SpecialCase) state <= #1 DONE;
 | 
					          if (SpecialCase) state <= #1 DONE;
 | 
				
			||||||
          else             state <= #1 BUSY;
 | 
					          else             state <= #1 BUSY;
 | 
				
			||||||
      end else if (state == BUSY) begin
 | 
					      end else if (state == BUSY) begin
 | 
				
			||||||
          if ((~|step[`DURLEN-1:1]&step[0])|WZero) begin
 | 
					          if ((step == 1) | WZero) begin
 | 
				
			||||||
              state <= #1 DONE;
 | 
					              state <= #1 DONE;
 | 
				
			||||||
          end
 | 
					          end
 | 
				
			||||||
          step <= step - 1;
 | 
					          step <= step - 1;
 | 
				
			||||||
 | 
				
			|||||||
		Loading…
	
		Reference in New Issue
	
	Block a user