forked from Github_Repos/cvw
		
	Renamed DCU to DMEM
This commit is contained in:
		
							parent
							
								
									84801213d6
								
							
						
					
					
						commit
						056b147b13
					
				@ -1,12 +1,12 @@
 | 
				
			|||||||
///////////////////////////////////////////
 | 
					///////////////////////////////////////////
 | 
				
			||||||
// dcu.sv
 | 
					// dmem.sv
 | 
				
			||||||
//
 | 
					//
 | 
				
			||||||
// Written: David_Harris@hmc.edu 9 January 2021
 | 
					// Written: David_Harris@hmc.edu 9 January 2021
 | 
				
			||||||
// Modified: 
 | 
					// Modified: 
 | 
				
			||||||
//
 | 
					//
 | 
				
			||||||
// Purpose: Data cache unit
 | 
					// Purpose: Data memory
 | 
				
			||||||
//          Top level of the memory-stage hart logic
 | 
					//          Top level of the memory-stage hart logic
 | 
				
			||||||
//          Contains data cache, subword read/write datapath, interface to external bus
 | 
					//          Contains data cache, DTLB, subword read/write datapath, interface to external bus
 | 
				
			||||||
// 
 | 
					// 
 | 
				
			||||||
// A component of the Wally configurable RISC-V project.
 | 
					// A component of the Wally configurable RISC-V project.
 | 
				
			||||||
// 
 | 
					// 
 | 
				
			||||||
@ -27,7 +27,7 @@
 | 
				
			|||||||
 | 
					
 | 
				
			||||||
`include "wally-config.vh"
 | 
					`include "wally-config.vh"
 | 
				
			||||||
 | 
					
 | 
				
			||||||
module dcu (
 | 
					module dmem (
 | 
				
			||||||
  input  logic [1:0]      MemRWM,
 | 
					  input  logic [1:0]      MemRWM,
 | 
				
			||||||
  output logic [1:0]      MemRWdcuoutM,
 | 
					  output logic [1:0]      MemRWdcuoutM,
 | 
				
			||||||
  output logic            DataMisalignedM,
 | 
					  output logic            DataMisalignedM,
 | 
				
			||||||
@ -93,7 +93,7 @@ module wallypipelinedhart (
 | 
				
			|||||||
  ifu ifu(.*); // instruction fetch unit: PC, branch prediction, instruction cache
 | 
					  ifu ifu(.*); // instruction fetch unit: PC, branch prediction, instruction cache
 | 
				
			||||||
 | 
					
 | 
				
			||||||
  ieu ieu(.*); // inteber execution unit: integer register file, datapath and controller
 | 
					  ieu ieu(.*); // inteber execution unit: integer register file, datapath and controller
 | 
				
			||||||
  dcu dcu(/*.Funct3M(InstrM[14:12]),*/ .*); // data cache unit
 | 
					  dmem dmem(/*.Funct3M(InstrM[14:12]),*/ .*); // data cache unit
 | 
				
			||||||
 | 
					
 | 
				
			||||||
  ahblite ebu( // *** make IRData InstrF
 | 
					  ahblite ebu( // *** make IRData InstrF
 | 
				
			||||||
    .IPAdrF(PCF), .IReadF(1'b1), .IRData(), //.IReady(), 
 | 
					    .IPAdrF(PCF), .IReadF(1'b1), .IRData(), //.IReady(), 
 | 
				
			||||||
 | 
				
			|||||||
		Loading…
	
		Reference in New Issue
	
	Block a user