Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Enbled multicore synthesis

Browse Source
This commit is contained in:
David Harris 2022-02-12 06:44:58 +00:00
parent b360e7b941
commit 0399a63b48
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
synthDC/scripts/synth.tcl
View File

@ -10,6 +10,9 @@ suppress_message {VER-130}
suppress_message {VER-281}
suppress_message {VER-173}
# Enable Multicore
set_host_options -max_cores 8
# get outputDir from environment (Makefile)
set outputDir $::env(OUTPUTDIR)
set cfgName $::env(CONFIG)
@ -178,10 +181,10 @@ redirect $filename { report_qor }
# Report Timing
set filename [format "%s%s%s%s" $outputDir "/reports/" $my_toplevel "_reportpath.rep"]
redirect $filename { report_path_group }
#redirect $filename { report_path_group }
set filename [format "%s%s%s%s" $outputDir "/reports/" $my_toplevel "_report_clock.rep"]
redirect $filename { report_clock }
# redirect $filename { report_clock }
set filename [format "%s%s%s%s" $outputDir "/reports/" $my_toplevel "_timing.rep"]
redirect $filename { report_timing -capacitance -transition_time -nets -nworst 1 }