forked from Github_Repos/cvw
5 lines
116 B
Systemverilog
5 lines
116 B
Systemverilog
|
module BUFGMUX(input logic I1, input logic I0, input logic S, output logic O);
|
||
|
|
|
||
|
|
assign O = S ? I1 : I0;
|
||
|
|
endmodule
|