Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity
8bf9329815
cvw/bugs.txt

3 lines
92 B
Plaintext
Raw Normal View History

Lee Moore found another bug using imperas. An ITLB miss concurrent with a d cache flush did not interlock. The LSU should suppress the d cache flush until the hptw fills the missing tlb entry.
2023-02-03 05:52:21 +00:00
1. [ ] AMO should always generate store faults never load faults. We are generating both.
Test commit. please merge.
2023-01-23 18:53:31 +00:00
Reference in New Issue Copy Permalink