cvw/examples/verilog/fma/synth

2 lines
44 B
Plaintext
Raw Normal View History

make -C ../../../synthDC synth DESIGN=fma16