cvw/src/mdu/intdivrestoringstep.sv

52 lines
2.3 KiB
Systemverilog
Raw Normal View History

2021-10-03 01:10:35 +00:00
///////////////////////////////////////////
// intdivrestoringstep.sv
//
// Written: David_Harris@hmc.edu 2 October 2021
// Modified:
//
2023-01-12 15:15:14 +00:00
// Purpose: Restoring integer division step. k steps are used in intdivrestoring
2021-10-03 01:10:35 +00:00
//
2023-01-12 15:15:14 +00:00
// Documentation: RISC-V System on Chip Design Chapter 12 (Figure 12.19)
//
2023-01-11 23:15:08 +00:00
// A component of the CORE-V-WALLY configurable RISC-V project.
2021-10-03 01:10:35 +00:00
//
// Copyright (C) 2021-23 Harvey Mudd College & Oklahoma State University
2021-10-03 01:10:35 +00:00
//
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
2021-10-03 01:10:35 +00:00
//
// Licensed under the Solderpad Hardware License v 2.1 (the “License”); you may not use this file
// except in compliance with the License, or, at your option, the Apache License version 2.0. You
// may obtain a copy of the License at
2021-10-03 01:10:35 +00:00
//
// https://solderpad.org/licenses/SHL-2.1/
//
// Unless required by applicable law or agreed to in writing, any work distributed under the
// License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND,
// either express or implied. See the License for the specific language governing permissions
// and limitations under the License.
////////////////////////////////////////////////////////////////////////////////////////////////
2021-10-03 01:10:35 +00:00
`include "wally-config.vh"
/* verilator lint_off UNOPTFLAT */
2021-10-03 01:10:35 +00:00
module intdivrestoringstep(
2023-01-12 15:15:14 +00:00
input logic [`XLEN-1:0] W, // Residual in
input logic [`XLEN-1:0] XQ, // bits of dividend X and quotient Q in
input logic [`XLEN-1:0] DAbsB, // complement of absolute value of divisor D (for subtraction)
output logic [`XLEN-1:0] WOut, // Residual out
output logic [`XLEN-1:0] XQOut // bits of dividend and quotient out: discard one bit of X, append one bit of Q
);
2021-10-03 01:10:35 +00:00
2023-01-12 15:15:14 +00:00
logic [`XLEN-1:0] WShift; // Shift W left by one bit, bringing in most significant bit of X
logic [`XLEN-1:0] WPrime; // WShift - D, for comparison and possible result
logic qi, qib; // Quotient digit and its complement
2021-10-03 01:10:35 +00:00
assign {WShift, XQOut} = {W[`XLEN-2:0], XQ, qi}; // shift W and X/Q left, insert quotient bit at bottom
adder #(`XLEN+1) wdsub({1'b0, WShift}, {1'b1, DAbsB}, {qib, WPrime}); // effective subtractor, carry out determines quotient bit
2021-10-03 01:10:35 +00:00
assign qi = ~qib;
mux2 #(`XLEN) wrestoremux(WShift, WPrime, qi, WOut); // if quotient is zero, restore W
2021-10-03 01:10:35 +00:00
endmodule
/* verilator lint_on UNOPTFLAT */