mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
91 lines
3.2 KiB
Systemverilog
91 lines
3.2 KiB
Systemverilog
///////////////////////////////////////////
|
|
// amoalu.sv
|
|
//
|
|
// Written: David_Harris@hmc.edu
|
|
// Created: 10 March 2021
|
|
// Modified: 18 January 2023
|
|
//
|
|
// Purpose: Performs AMO operations
|
|
//
|
|
// Documentation: RISC-V System on Chip Design
|
|
//
|
|
// A component of the CORE-V-WALLY configurable RISC-V project.
|
|
// https://github.com/openhwgroup/cvw
|
|
//
|
|
// Copyright (C) 2021-23 Harvey Mudd College & Oklahoma State University
|
|
//
|
|
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
|
|
//
|
|
// Licensed under the Solderpad Hardware License v 2.1 (the “License”); you may not use this file
|
|
// except in compliance with the License, or, at your option, the Apache License version 2.0. You
|
|
// may obtain a copy of the License at
|
|
//
|
|
// https://solderpad.org/licenses/SHL-2.1/
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, any work distributed under the
|
|
// License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND,
|
|
// either express or implied. See the License for the specific language governing permissions
|
|
// and limitations under the License.
|
|
////////////////////////////////////////////////////////////////////////////////////////////////
|
|
|
|
module amoalu import cvw::*; #(parameter cvw_t P) (
|
|
input logic [P.XLEN-1:0] ReadDataM, // LSU's ReadData
|
|
input logic [P.XLEN-1:0] IHWriteDataM, // LSU's WriteData
|
|
input logic [6:0] LSUFunct7M, // ALU Operation
|
|
input logic [2:0] LSUFunct3M, // Memoy access width
|
|
output logic [P.XLEN-1:0] AMOResultM // ALU output
|
|
);
|
|
|
|
logic [P.XLEN-1:0] a, b, y;
|
|
logic lt, cmp, sngd, sngd32, eq32, lt32, w64;
|
|
|
|
// Rename inputs
|
|
assign a = ReadDataM;
|
|
assign b = IHWriteDataM;
|
|
|
|
// Share hardware among the four amomin/amomax comparators
|
|
assign sngd = ~LSUFunct7M[5]; // Funct7[5] = 0 for signed amomin/max
|
|
assign w64 = (LSUFunct3M[1:0] == 2'b10); // operate on bottom 32 bits
|
|
assign sngd32 = sngd & (P.XLEN == 32 | w64); // flip sign in lower 32 bits on 32-bit comparisons only
|
|
|
|
comparator #(32) cmp32(a[31:0], b[31:0], sngd32, {eq32, lt32});
|
|
if (P.XLEN == 32) begin
|
|
assign lt = lt32;
|
|
end else begin
|
|
logic equpper, ltupper, lt64;
|
|
|
|
comparator #(32) cmpupper(a[63:32], b[63:32], sngd, {equpper, ltupper});
|
|
assign lt64 = ltupper | equpper & lt32;
|
|
assign lt = w64 ? lt32 : lt64;
|
|
end
|
|
|
|
assign cmp = lt ^ LSUFunct7M[4]; // flip sense of comparison for maximums
|
|
|
|
// AMO ALU
|
|
always_comb
|
|
case (LSUFunct7M[6:2])
|
|
5'b00001: y = b; // amoswap
|
|
5'b00000: y = a + b; // amoadd
|
|
5'b00100: y = a ^ b; // amoxor
|
|
5'b01100: y = a & b; // amoand
|
|
5'b01000: y = a | b; // amoor
|
|
5'b10000: y = cmp ? a : b; // amomin
|
|
5'b10100: y = cmp ? a : b; // amomax
|
|
5'b11000: y = cmp ? a : b; // amominu
|
|
5'b11100: y = cmp ? a : b; // amomaxu
|
|
default: y = 'x; // undefined
|
|
endcase
|
|
|
|
// sign extend output if necessary for w64
|
|
if (P.XLEN == 32) begin:sext
|
|
assign AMOResultM = y;
|
|
end else begin:sext // P.XLEN = 64
|
|
always_comb
|
|
if (w64) begin // sign-extend word-length operations
|
|
AMOResultM = {{32{y[31]}}, y[31:0]};
|
|
end else begin
|
|
AMOResultM = y;
|
|
end
|
|
end
|
|
endmodule
|