cvw/examples/verilog/fulladder/verilate
2024-04-28 22:08:00 -07:00

4 lines
83 B
Plaintext
Executable File

verilator --binary --top-module testbench --trace fulladder.sv
obj_dir/Vtestbench