| .. |
|
.ifu.sv.swp
|
Moved all instr/load/storeamo faults to mmu with the exception of instr misaligned fault.
|
2022-01-27 17:11:27 -06:00 |
|
bpred.sv
|
Reformatted MIT license to 95 characters
|
2022-01-07 12:58:40 +00:00 |
|
BTBPredictor.sv
|
Reformatted MIT license to 95 characters
|
2022-01-07 12:58:40 +00:00 |
|
CodeAligner.py
|
Renamed wally-pipelined to pipelined
|
2022-01-04 19:47:41 +00:00 |
|
decompress.sv
|
Reformatted MIT license to 95 characters
|
2022-01-07 12:58:40 +00:00 |
|
globalHistoryPredictor.sv
|
Reformatted MIT license to 95 characters
|
2022-01-07 12:58:40 +00:00 |
|
gsharePredictor.sv
|
Reformatted MIT license to 95 characters
|
2022-01-07 12:58:40 +00:00 |
|
ifu.sv
|
IFU and LSU now share the same busdp module.
|
2022-01-31 16:25:41 -06:00 |
|
localHistoryPredictor.sv
|
Reformatted MIT license to 95 characters
|
2022-01-07 12:58:40 +00:00 |
|
RAsPredictor.sv
|
Reformatted MIT license to 95 characters
|
2022-01-07 12:58:40 +00:00 |
|
satCounter2.sv
|
Reformatted MIT license to 95 characters
|
2022-01-07 12:58:40 +00:00 |
|
spillsupport.sv
|
Encapsulated the bus data path into a separate module.
|
2022-01-31 10:15:48 -06:00 |
|
SRAM2P1R1W.sv
|
Renamed wallypipelinedhart to wallypipelinedcore
|
2022-01-20 16:02:08 +00:00 |
|
twoBitPredictor.sv
|
Reformatted MIT license to 95 characters
|
2022-01-07 12:58:40 +00:00 |
