Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-26 06:25:20 +00:00
Code Issues Packages Projects Releases Wiki Activity
Configurable RISC-V Processor
299 Commits 4 Branches 2 Tags 52 MiB
SystemVerilog 33.7%
Python 19.3%
Assembly 17.5%
Tcl 16.2%
C 5.8%
Other 7.4%
9274d09ae2
Go to file
Noah Boorstin 9274d09ae2 busybear: better instrF checking 
So this now checks instrF only when StallD is low. @kaveh I'd love your
opinion on this. I don't know if this is a good idea or not. Ideally we
should probably be checking InstrRawD instead, but I kind of want to stay
checking the instr in the F stage instead of D for now. Idk if this is worth
staying in F, I can't really see any big downsides to checking the instruction in
D except that PCD isn't an external signal, but neither is StallD, so.....
Anyway I'd love others' thoughts on this
2021-03-08 19:48:12 +00:00
sky130 sky130 18T and 15T cell libraries removed 2021-02-14 09:05:41 -06:00
wally-pipelined busybear: better instrF checking 2021-03-08 19:48:12 +00:00
.gitignore add .nfs* files to gitignore 2021-02-28 20:48:01 +00:00
.gitmodules sky130 18T and 15T cell libraries removed 2021-02-14 09:05:41 -06:00
LICENSE Initial Checkin 2021-01-14 23:37:51 -05:00
README.md Initial commit 2021-01-14 20:16:47 -08:00

README.md

riscv-wally

Configurable RISC-V Processor