mirror of
https://github.com/openhwgroup/cvw
synced 2025-01-24 13:34:28 +00:00
27 lines
1002 B
Plaintext
27 lines
1002 B
Plaintext
wally/wallypipelinedcore.sv: logic PCM
|
|
wally/wallypipelinedcore.sv: logic TrapM
|
|
wally/wallypipelinedcore.sv: logic InstrValidM
|
|
wally/wallypipelinedcore.sv: logic InstrM
|
|
lsu/lsu.sv: logic IEUAdrM
|
|
lsu/lsu.sv: logic MemRWM
|
|
mmu/hptw.sv: logic SATP_REGW
|
|
uncore/spi_apb.sv: logic ShiftIn
|
|
uncore/spi_apb.sv: logic ReceiveShiftReg
|
|
uncore/spi_apb.sv: logic SCLKenable
|
|
uncore/spi_apb.sv: logic SampleEdge
|
|
uncore/spi_apb.sv: logic Active
|
|
uncore/spi_apb.sv: statetype state
|
|
uncore/spi_apb.sv: typedef rsrstatetype
|
|
uncore/spi_apb.sv: logic SPICLK
|
|
uncore/spi_apb.sv: logic SPIOut
|
|
uncore/spi_apb.sv: logic SPICS
|
|
uncore/spi_apb.sv: logic SckMode
|
|
uncore/spi_apb.sv: logic SckDiv
|
|
uncore/spi_apb.sv: logic ShiftEdge
|
|
uncore/spi_apb.sv: logic TransmitShiftRegLoad
|
|
uncore/spi_apb.sv: logic TransmitShiftReg
|
|
uncore/spi_apb.sv: logic TransmitData
|
|
uncore/spi_apb.sv: logic ReceiveData
|
|
uncore/spi_apb.sv: logic ReceiveShiftRegEndian
|
|
uncore/spi_apb.sv: logic ASR
|