mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
be8e0eee1b
FlushW prevents writting the cache, dtim, and bus state. FlushW still gates HTRANS. FlushW does not impact the mealy outputs of the cache and bus FSMs and hazard is updated to not stall W if we get a trap. |
||
|---|---|---|
| .. | ||
| adrdec.sv | ||
| adrdecs.sv | ||
| hptw.sv | ||
| mmu.sv | ||
| pmachecker.sv | ||
| pmpadrdec.sv | ||
| pmpchecker.sv | ||
| tlb.sv | ||
| tlbcam.sv | ||
| tlbcamline.sv | ||
| tlbcontrol.sv | ||
| tlblru.sv | ||
| tlbmixer.sv | ||
| tlbram.sv | ||
| tlbramline.sv | ||
| vm64check.sv | ||