Rose Thompson 7358c1fe67 Fixed sublte bug in the spi_fifo which allows for spurious write to fifo. Fixed fpga zsbl so that is uses read fifo interrupt pending (IP) rather than transmit fifo IP. Resolves issue with stalled load reading the wrong fifo status.		2024-11-25 15:50:29 -06:00
..
bios.S
boot.c
boot.h
fail.c
fail.h
gpt.c
gpt.h
linker1000.x
Makefile
riscv.h
riscv.S
sd.c
sd.h
spi.c
spi.h
splitfile.sh
system.h
time.c
time.h
uart.c
uart.h