Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
Configurable RISC-V Processor
2,389 Commits 5 Branches 2 Tags 53 MiB
SystemVerilog 33.7%
Python 19.2%
Assembly 17.5%
Tcl 16.2%
C 5.8%
Other 7.4%
706c95a383
Go to file
Kip Macsai-Goren 706c95a383 allowed option for tests to make without spike simulation. added postverify back in for outputs
2022-01-05 21:17:54 +00:00
addins
benchmarks/riscv-coremark
bin Add script to generate memfile using elf2hex 2022-01-05 10:44:01 -06:00
examples
fpga Renamed wally-pipelined to pipelined 2022-01-04 19:47:41 +00:00
pipelined Changes to wave file. 2022-01-05 14:16:59 -06:00
tests allowed option for tests to make without spike simulation. added postverify back in for outputs 2022-01-05 21:17:54 +00:00
.gitattributes Renamed wally-pipelined to pipelined 2022-01-04 19:47:41 +00:00
.gitignore Renamed wally-pipelined to pipelined 2022-01-04 19:47:41 +00:00
.gitmodules
LICENSE
Makefile Renamed wally-pipelined to pipelined 2022-01-04 19:47:41 +00:00
README.md Update README.md 2022-01-05 11:29:54 -08:00
setup.sh Renamed wally-pipelined to pipelined 2022-01-04 19:47:41 +00:00
wallyVirtIO.patch

README.md

riscv-wally

Configurable RISC-V Processor

Wally is a 5-stage pipelined processor configurable to support all the standard RISC-V options, incluidng RV32/64, A, C, F, D, and M extensions, FENCE.I, and the various privileged modes and CSRs. It is written in SystemVerilog. It passes the RISC-V Arch Tests and Imperas tests. As of October 2021, it boots the first 10 million instructions of Buildroot Linux.

See Chapter 2 of draft book of how to install and compile tests.