| .. |
|
adrdec.sv
|
Connected AHB bus to Uncore
|
2021-01-29 23:43:48 -05:00 |
|
ahblite.sv
|
Adding stalls for memory delays
|
2021-01-30 01:43:49 -05:00 |
|
alu.sv
|
Replaced parameters with macros for XLEN, MISA, other configuration, and renamed wally-params.sv to wally-config.vh
|
2021-01-23 10:48:12 -05:00 |
|
clint.sv
|
Added HCLK and HRESETn
|
2021-01-30 00:56:12 -05:00 |
|
controller.sv
|
Moving data memory to uncore
|
2021-01-29 15:37:51 -05:00 |
|
csr.sv
|
Repartitioned datapath and controller into ieu
|
2021-01-27 06:40:26 -05:00 |
|
csrc.sv
|
Added HCLK and HRESETn
|
2021-01-30 00:56:12 -05:00 |
|
csri.sv
|
Repartitioned datapath and controller into ieu
|
2021-01-27 06:40:26 -05:00 |
|
csrm.sv
|
Connected AHB bus to Uncore
|
2021-01-29 23:43:48 -05:00 |
|
csrn.sv
|
Repartitioned datapath and controller into ieu
|
2021-01-27 06:40:26 -05:00 |
|
csrs.sv
|
Added SATP, PMPCFG0-3, PMPADDR0 CSRs for Linux team
|
2021-01-29 18:06:36 -05:00 |
|
csrsr.sv
|
Replaced parameters with macros for XLEN, MISA, other configuration, and renamed wally-params.sv to wally-config.vh
|
2021-01-23 10:48:12 -05:00 |
|
csru.sv
|
Replaced parameters with macros for XLEN, MISA, other configuration, and renamed wally-params.sv to wally-config.vh
|
2021-01-23 10:48:12 -05:00 |
|
datapath.sv
|
Moving data memory to uncore
|
2021-01-29 15:37:51 -05:00 |
|
dcu.sv
|
Adding stalls for memory delays
|
2021-01-30 01:43:49 -05:00 |
|
decompress.sv
|
Fixed c.jr instruction improperly writing ra
|
2021-01-28 15:18:23 -05:00 |
|
dtim.sv
|
Adding stalls for memory delays
|
2021-01-30 01:43:49 -05:00 |
|
extend.sv
|
Repartitioned with Instruction Fetch Unit, Integer Execution Unit
|
2021-01-27 22:49:47 -05:00 |
|
flop.sv
|
Repartitioned datapath and controller into ieu
|
2021-01-27 06:40:26 -05:00 |
|
gpio.sv
|
Added HCLK and HRESETn
|
2021-01-30 00:56:12 -05:00 |
|
hazard.sv
|
Adding stalls for memory delays
|
2021-01-30 01:43:49 -05:00 |
|
ieu.sv
|
Moving data memory to uncore
|
2021-01-29 15:37:51 -05:00 |
|
ifu.sv
|
Hint to optimize ifu
|
2021-01-28 21:40:48 -05:00 |
|
imem.sv
|
Repartitioned datapath and controller into ieu
|
2021-01-27 06:40:26 -05:00 |
|
mux.sv
|
Repartitioned datapath and controller into ieu
|
2021-01-27 06:40:26 -05:00 |
|
privdec.sv
|
Renamed modules in privileged unit
|
2021-01-28 23:21:12 -05:00 |
|
privileged.sv
|
Renamed modules in privileged unit
|
2021-01-28 23:21:12 -05:00 |
|
regfile.sv
|
Replaced parameters with macros for XLEN, MISA, other configuration, and renamed wally-params.sv to wally-config.vh
|
2021-01-23 10:48:12 -05:00 |
|
shifter.sv
|
Replaced parameters with macros for XLEN, MISA, other configuration, and renamed wally-params.sv to wally-config.vh
|
2021-01-23 10:48:12 -05:00 |
|
subwordread.sv
|
Connected AHB bus to Uncore
|
2021-01-29 23:43:48 -05:00 |
|
subwordwrite.sv
|
Connected AHB bus to Uncore
|
2021-01-29 23:43:48 -05:00 |
|
trap.sv
|
Created DCU and moved memdp into DCU
|
2021-01-28 01:03:12 -05:00 |
|
uart.sv
|
Added HCLK and HRESETn
|
2021-01-30 00:56:12 -05:00 |
|
uartPC16550D.sv
|
Added HCLK and HRESETn
|
2021-01-30 00:56:12 -05:00 |
|
uncore.sv
|
Added HCLK and HRESETn
|
2021-01-30 00:56:12 -05:00 |
|
wallypipelinedhart.sv
|
Adding stalls for memory delays
|
2021-01-30 01:43:49 -05:00 |
|
wallypipelinedsoc.sv
|
Added HCLK and HRESETn
|
2021-01-30 00:56:12 -05:00 |
