cvw/pipelined
James E. Stine 115ea7dbb0 Update to TestFloat for scripts so can run automatically once
TestFloat/Softfloat is compiled.  Slight change to the README as well.
2022-01-14 09:25:37 -06:00
..
config Added support for logic memory in the IFU and LSU. This disables the bus interface. Peripherals do not work. Also requires using testbench-harvard.sv. I hope to merge this testbench with the main testbench.sv soon. 2022-01-13 22:21:43 -06:00
fpu-testfloat/FMA/tbgen Removed more generate statements 2022-01-05 16:25:08 +00:00
misc Renamed wally-pipelined to pipelined 2022-01-04 19:47:41 +00:00
regression Added support for logic memory in the IFU and LSU. This disables the bus interface. Peripherals do not work. Also requires using testbench-harvard.sv. I hope to merge this testbench with the main testbench.sv soon. 2022-01-13 22:21:43 -06:00
src Added support for logic memory in the IFU and LSU. This disables the bus interface. Peripherals do not work. Also requires using testbench-harvard.sv. I hope to merge this testbench with the main testbench.sv soon. 2022-01-13 22:21:43 -06:00
srt Mixed C and assembly language test cases; SRT initial version passing tests 2022-01-13 21:45:54 +00:00
testbench Update to TestFloat for scripts so can run automatically once 2022-01-14 09:25:37 -06:00