Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-30 08:24:40 +00:00
Code Issues Packages Projects Releases Wiki Activity
1,218 Commits 4 Branches 2 Tags 52 MiB
eb948f81dc
Commit Graph

1218 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
David Harris
8357b14957 Further cleaning of PMA checker 2021-06-17 22:27:39 -04:00
Kip Macsai-Goren
dd256acf53 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-06-17 21:41:15 -04:00
David Harris
91a13999a9 Added SUPPORTED to each peripheral in each config file 2021-06-17 21:36:32 -04:00
David Harris
54d9147c12 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-06-17 18:54:46 -04:00
David Harris
5e7ed4bd88 added inputs to pmaadrdec 2021-06-17 18:54:39 -04:00
David Harris
09c5e27853 Started simplifying PMA checker 2021-06-17 16:28:06 -04:00
Abe
985b08c7d1 Commit message 2021-06-17 14:49:13 -04:00
Kip Macsai-Goren
f16742bfe4 removed old page table, test data read not working 2021-06-17 13:48:16 -04:00
Kip Macsai-Goren
39bc39f691 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-06-17 12:17:13 -04:00
bbracker
076469230f added MTIME and MTIMECMP as read-only CSRs; this likely is not the final version 2021-06-17 12:09:10 -04:00
bbracker
db0abfd36d enable TIME CSR for 32 bit mode as well 2021-06-17 11:34:16 -04:00
bbracker
7d1469a06c provide time and timeh CSRs based on CLINT's counter 2021-06-17 08:38:30 -04:00
bbracker
832e4fc7e3 making linux waveforms more useful 2021-06-17 08:37:37 -04:00
bbracker
0647094e73 PMPADDRreg size bugfix; PMPADDR_ARRAY_REGW[15] is now useable 2021-06-17 05:19:36 -04:00
bbracker
e93e528aa1 changed parsedCSRs2] to parsedCSRs 2021-06-17 05:18:14 -04:00
bbracker
902fd85e9c Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-06-17 00:50:14 -04:00
bbracker
7de660f8aa still not sure if QEMU workaround is correct, but here is all linux progress so far 2021-06-17 00:50:02 -04:00
Kip Macsai-Goren
7464e60926 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-06-16 17:37:40 -04:00
bbracker
7a652139b5 mcause test fixes and s-mode interrupt bugfix 2021-06-16 17:37:08 -04:00
bbracker
3f6b018f66 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-06-16 16:17:53 -04:00
bracker
d1bab12e1e chmod +x'd privileged testgen scripts 2021-06-16 10:28:57 -05:00
bbracker
8d8d2aabc2 fixed incorrect expectation fof CLINT spec 2021-06-15 19:24:24 -04:00
Kip Macsai-Goren
420befebdb removed example page table file. no longer needed. 2021-06-15 18:14:01 -04:00
David Harris
b69992872e Added page tables to MMU tests 2021-06-15 17:54:13 -04:00
Kip Macsai-Goren
e9977b1702 added page table example file, continued work on mmu test 2021-06-15 16:13:37 -04:00
David Harris
1d8c5683a3 Started WALLY-MMU 2021-06-15 11:52:16 -04:00
bbracker
2f53adf557 whoops forgot RV32 2021-06-15 11:33:01 -04:00
bbracker
cda9a1d8e6 apply changes to privileged tests 2021-06-15 11:32:10 -04:00
bbracker
6f1f585c2c Merge remote-tracking branch 'origin/fixPrivTests' into main 2021-06-15 09:57:46 -04:00
Katherine Parry
920ff984ca Updated FMA 2021-06-14 13:42:53 -04:00
David Harris
5e01f71c52 disabled Verilator WIDTH warnings in ICCacheCntrl 2021-06-12 19:50:06 -04:00
Ross Thompson
5d7ca87982 fixed the mtime register. 2021-06-11 13:50:13 -05:00
James E. Stine
171a6728b0 Put repository of fpdivsqrt with RTL-based adder instead of structural implementation 2021-06-11 14:35:22 -04:00
bracker
11a84f64b8 attempt no 1: just change out x28s for x31s 2021-06-11 12:39:28 -05:00
David Harris
79ee817d91 Reverted MIDELEG and MEDELEG to XLEN so busybear passes 2021-06-10 23:47:32 -04:00
David Harris
690e2b7f31 Restored counter events 2021-06-10 11:18:58 -04:00
David Harris
0e4e091a39 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-06-10 10:47:55 -04:00
David Harris
c3d106f0f0 Removed two cycles of latency from the DTIM 2021-06-10 10:30:24 -04:00
bbracker
9c3cb0d2bf peripheral lint fixes 2021-06-10 10:19:10 -04:00
bbracker
f0266f621b merge 2021-06-10 10:03:01 -04:00
bbracker
31e1c926f2 attempt to fix regression by adding PMP_ENTRIES to configs 2021-06-10 09:59:26 -04:00
bbracker
3e7126e0c2 buildroot progress -- able to mimic GDB output 2021-06-10 09:58:20 -04:00
bbracker
58d0e46d02 UART improved and added more reg read side effects 2021-06-10 09:53:48 -04:00
David Harris
17b76d4cd7 Configurable number of performance counters 2021-06-10 09:41:26 -04:00
David Harris
6dcf86948c Restored PCCorrectE declaration in IFU 2021-06-09 21:09:16 -04:00
David Harris
077777b019 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-06-09 21:03:16 -04:00
David Harris
e231fc6b00 More verilator fixes, but bpred is broken 2021-06-09 21:03:03 -04:00
David Harris
3fb378dcf0 removed verilator lint_off WIDTH 2021-06-09 21:01:44 -04:00
David Harris
9dd3857c26 Fixed lint WIDTH errors 2021-06-09 20:58:20 -04:00
bbracker
3fb5f1df24 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-06-09 15:14:49 -04:00