Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-23 21:14:37 +00:00
Code Issues Packages Projects Releases Wiki Activity
5,292 Commits 4 Branches 2 Tags 52 MiB
d88b56eebc
Commit Graph

5292 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
eroom1966
d88b56eebc remove leading space 2023-02-06 14:01:05 +00:00
eroom1966
232bfbcfd0 remerge changes 2023-02-06 13:43:12 +00:00
David Harris
69e9c85d7a Merge pull request #63 from davidharrishmc/dev 
Cleanup
 2023-02-04 20:15:12 -08:00
David Harris
077edbf78d changed USE_SRAM to modify wally-config rather than wally-shared 2023-02-04 20:13:24 -08:00
David Harris
7cf98811f3 Parenthesized reduction operators to avoid DC lint 2023-02-04 18:49:47 -08:00
David Harris
66fa1e67bb Removed redundant USE_SRAM from wally-shared.vh (already in wally-config.vh) 2023-02-04 18:49:25 -08:00
David Harris
2303da01a8 Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2023-02-04 18:32:31 -08:00
David Harris
4091418f00 Merge pull request #64 from mmasserfrye/main 
Now modifying dtim and irom even when USESRAM=1
 2023-02-04 18:11:39 -08:00
Madeleine Masser-Frye
9454eb921d Now modifying dtim and irom even when USESRAM=1 2023-02-05 00:02:50 +00:00
David Harris
6abd5dd644 Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2023-02-04 09:59:44 -08:00
David Harris
5256d3a625 More progress on debug.S, but it crashes in Spike 2023-02-04 09:59:22 -08:00
David Harris
43668a3fc5 Developing debug test 2023-02-04 08:31:47 -08:00
David Harris
b09002c71d Fixed license on testbench files 2023-02-04 08:19:20 -08:00
David Harris
2c69adc5f7 Started making debug testcase 2023-02-04 08:18:55 -08:00
David Harris
ae54860805 Renamed wally-piplined.do to wally.do 2023-02-04 04:38:41 -08:00
David Harris
835f793db9 Merge pull request #62 from davidharrishmc/dev 
../synthDC/Makefile
 2023-02-04 04:29:56 -08:00
David Harris
be08523ba0 Added license headers 2023-02-04 04:29:27 -08:00
David Harris
f89e642312 ../synthDC/Makefile 2023-02-04 04:19:09 -08:00
David Harris
52e028fc7a Merge pull request #53 from davidharrishmc/dev 
Removed pipelined hierarchy and renamed regression to sim
 2023-02-04 04:15:02 -08:00
David Harris
6b9ae4fc89 Fixed merge issues on synthDC PR 2023-02-04 04:13:40 -08:00
David Harris
e831baf335 Improved illegal NaN-box detection and formatted fsgninj 2023-02-04 03:42:20 -08:00
David Harris
18750e0f0a Merge pull request #61 from mmasserfrye/main 
USE_SRAM parameter, makefile config cleaning
 2023-02-04 03:28:44 -08:00
Madeleine Masser-Frye
4be41ae25c finishing the job of the last commit 2023-02-04 10:24:01 +00:00
Madeleine Masser-Frye
b78ce62748 added use sram parameter, cleaned up config writing, added single synth functionality to wallySynth 2023-02-04 09:50:36 +00:00
David Harris
fa276d67b4 Merge pull request #60 from ross144/main 
Optimized PCLink logic.
 2023-02-03 16:42:27 -08:00
Ross Thompson
f5468ebd7a Replaced PCLinkX registers with a +2/4 adder in the execution stage. 
David and I estimate this is lower hardware cost.
 2023-02-03 18:19:47 -06:00
Ross Thompson
583d87afc7 Change CurrPtr to Ptr in RAS. 2023-02-03 17:40:20 -06:00
David Harris
34fbfeb5cd Removed redundant line from synthesis makefile 2023-02-03 08:36:51 -08:00
David Harris
97ee3732fe Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2023-02-03 08:36:11 -08:00
David Harris
4dca69f205 Updated division radix test script with paths, but script is out of date for files it manipulates 2023-02-03 08:36:03 -08:00
David Harris
1763de52ea Merge pull request #54 from ross144/main 
Fixed issue #50, itlb and dcache flush interlock
 2023-02-03 06:30:30 -08:00
Ross Thompson
4547da80ea Fixed bug #49. 
FFLAGS was updated while the pipeline was stalled.
Also I found serveral performance counters which had similar issues.
 2023-02-03 00:39:26 -06:00
Ross Thompson
659b511616 Lee Moore found another bug using imperas. 
An ITLB miss concurrent with a d cache flush did not interlock.
The LSU should suppress the d cache flush until the hptw fills the missing tlb entry.
 2023-02-02 23:52:21 -06:00
David Harris
644dfe7463 Removed lab1matrix solutions 2023-02-02 19:40:41 -08:00
David Harris
e6bfcd14fa Merged with memories 2023-02-02 14:50:46 -08:00
David Harris
80f42a8638 Renamed regression to sim 2023-02-02 14:48:23 -08:00
David Harris
78eb90715c Removed pipelined level of hierarchy 2023-02-02 14:14:11 -08:00
David Harris
3531afa5cf Update README.md 2023-02-02 12:59:28 -08:00
James E. Stine
4b2a13bc44 Merge pull request #52 from stineje/main 
Forgot 1p ram for rv32gc : cache data 64x128 and cache tags 64x22
 2023-02-02 13:55:17 -06:00
James Stine
924e55325c Forgot 1p ram for rv32gc : cache data 64x128 and cache tags 64x22 2023-02-02 13:54:25 -06:00
David Harris
e4f2e96449 Merge pull request #51 from stineje/main 
Modify generic/mem for rv32gc ram2
 2023-02-02 11:41:32 -08:00
James Stine
9a5023a17e Modify generic/mem for rv32gc ram2 2023-02-02 13:28:18 -06:00
David Harris
30ba42d498 Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2023-02-02 10:28:40 -08:00
David Harris
0af2ff969c Merge pull request #48 from ross144/main 
Fixed bug #47, ecall and ebreak don't commit
 2023-02-02 06:58:07 -08:00
Ross Thompson
3c8f07ffa1 Merge branch 'main' of github.com:ross144/cvw 2023-02-02 08:52:48 -06:00
Ross Thompson
3838ab232b Fixed bug #47 discovered by Lee Moore. 
ECALL and EBREAK do not commit their results.
 2023-02-02 08:52:06 -06:00
Ross Thompson
7f207527ce Merge branch 'main' of https://github.com/openhwgroup/cvw into main 2023-02-02 08:48:19 -06:00
Ross Thompson
279c62c402 Merge branch 'main' of https://github.com/openhwgroup/cvw 2023-02-01 19:24:10 -06:00
David Harris
0a540495f6 Removed O2 from fir Makefile to be consistent with lab. 2023-02-01 15:43:52 -08:00
David Harris
c5578cc2fb Merge pull request #45 from stineje/main 
Update ram2 and other memories and associated wrappers
 2023-02-01 15:06:30 -08:00