Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
8,837 Commits 5 Branches 2 Tags 53 MiB
c853eeec9c
Commit Graph

259 Commits

Author SHA1 Message Date
Matthew
d6256d1647 cleanup, dont update Prv in DCSR 2024-06-15 22:54:10 -05:00
Matthew
679ff3455b Improved permissions for CSR access 2024-06-14 23:18:34 -05:00
Matthew
be7d657f71 Fix CSR writes from DM 2024-06-14 11:17:41 -05:00
Matthew
6ae7ac9a6d Implement DCSR (Writes are broken) 2024-06-14 00:35:20 -05:00
Matthew-Otto
f3ff6712c9
Merge branch 'openhwgroup:main' into main 2024-06-12 22:43:10 -05:00
Matthew
d21e5b1fca fix scanning when XLEN != FLEN 2024-06-12 22:41:48 -05:00
Matthew
6f1f3b719a Alls CSRS tested (Read only) 2024-06-12 10:28:42 -05:00
David Harris
29fe5983e2 Fixed testfloat regression and added bitmanip/crypto variants 2024-06-11 12:32:11 -07:00
David Harris
b4bddf13e6 Fixed typo in derivgen 2024-06-10 04:40:01 -07:00
Matthew-Otto
2fc214bb2d
Merge branch 'openhwgroup:main' into main 2024-06-09 13:42:53 -05:00
Matthew
7f63daa49c convert debug script to TCL interface, remove telnetlib dependency 2024-06-09 11:25:28 -05:00
James Stine
4fad0b0249 change names of debug/chain output 2024-06-08 12:43:01 -05:00
Matthew
5f5938f3b5 add FP registers to debug scan chain 2024-06-07 23:18:44 -05:00
James Stine
0d4e0f8b5f fix silly typo with comment in hw_debug_test.py 2024-06-06 18:13:37 -05:00
Rose Thompson
fc0fa69f89
Merge pull request #826 from davidharrishmc/dev 
Fixed testcount to not make spurious warnings about src
 2024-06-05 21:13:49 -05:00
James Stine
4156c5aee7 minor tweaks to python file 2024-06-05 19:02:41 -05:00
David Harris
1af670d5be Fixed testcount to not make spurious warnings about src 2024-06-05 13:42:29 -07:00
David Harris
5d8c060e4f Fixed testcount to not make spurious warnings about src 2024-06-05 13:41:20 -07:00
Matthew
be0199fb3c Merge branch 'main' of https://github.com/stineje/cvw 2024-06-04 14:57:25 -05:00
Matthew
6b03e41063 fix random data len bug 2024-06-04 14:57:10 -05:00
James Stine
d686176c40 add items that may be useful as caused error on Ubuntu 22.04 LTS install where cmake and gfortran were not there 2024-06-04 14:54:33 -05:00
James Stine
9b8aa188f8 fix double quotes in fstrings 2024-06-04 13:34:27 -05:00
James Stine
ac6f65d5ba add header to other python file 2024-06-04 13:25:31 -05:00
Matthew
2e0c286017 cleanup, rename python scripts 2024-06-03 23:21:40 -05:00
James Stine
77ec3d58c6 seed debug module for Wally 2024-06-03 16:37:13 -05:00
Rose Thompson
2382677f8f Got the directory mode wsim working! 2024-06-01 10:56:37 -05:00
Rose Thompson
a78093274c Simplified wsim so it automatically figures out if the second parameter is a testsuite or an elf file. 2024-06-01 09:56:50 -05:00
Rose Thompson
f4626d5b06 Fixed bug so that wsim can start logging after a given number of instructions. 2024-05-29 14:50:09 -05:00
Rose Thompson
0c5b70c40a It's a bit hacky. But I've got functional coverage working with our wally.do script and testbench.sv. 2024-05-28 13:54:48 -05:00
Rose Thompson
48fd365b9d Still don't understand why wally.do can't load testbench.sv with functional coverage. But wally-imperas-cov.do can load testbench.sv with functional coverage. 2024-05-28 13:00:17 -05:00
Rose Thompson
4a1e856b18 Almost working functional coverage in wally.do 
riscvISACOV is now loading, but for some reason I still cannot get it to record anything.
Instead it is just logging the instructions.
 2024-05-27 18:15:12 -05:00
Rose Thompson
26c6eec832 Getting closer to functional coverage integration. 2024-05-27 13:20:18 -05:00
Rose Thompson
153e66c4bb
Merge pull request #810 from davidharrishmc/dev 
Zk simplification
 2024-05-25 11:52:56 -05:00
Jordan Carlin
a1e22adc1e
Delete deriv directory in derivgen.pl before remaking derived configs 2024-05-23 14:01:13 -07:00
David Harris
af75140bbc Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2024-05-21 00:50:15 -07:00
Rose Thompson
e008999030 wsim now supports lockstep and single elf 
example
wsim rv64gc ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/add-01.S/ref/ref.elf  --elf --lockstep
 2024-05-17 17:10:15 -05:00
Rose Thompson
3fdfa0f705 wsim now simulates a single elffile. 2024-05-16 15:14:49 -05:00
David Harris
3a62c297f1 Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2024-05-14 18:46:30 -07:00
Rose Thompson
970af9551c Fixed bug with gui mode testbench_fp 
removed old wally-linux-imperas.do
 2024-05-14 13:41:20 -05:00
David Harris
1c20bb9313 Added riscv-isac for test vector generation 2024-05-14 11:32:21 -07:00
Rose Thompson
4cc8859612 Updated wsim to use --coverage rather than -coverage. 2024-05-14 13:31:34 -05:00
David Harris
009d251433 Fixed cvtint bug by adding 2 bits to convert width; initial implementation of fround passes basic regression but fails some nightly regression cases 2024-05-11 22:32:51 -07:00
Rose Thompson
ceb31fec68 Merge branch 'main' of https://github.com/openhwgroup/cvw 2024-05-10 08:54:23 -05:00
Rose Thompson
b027fa44ef Merge branch 'main' of https://github.com/openhwgroup/cvw 2024-05-10 08:53:00 -05:00
Rose Thompson
93ea5b0c1e Fixed wavefile to have function logger. 2024-05-10 08:50:42 -05:00
David Harris
66b33c09be Added Zaamo and Zalrsc support to testbench and regression 2024-05-10 05:41:00 -07:00
David Harris
61e559606e Fixed wsim to be able to invoke TestFloat with Verilator. However, TestFloat produces incorrect results with Verilator 2024-05-09 18:56:59 -07:00
David Harris
a89e064d1d Run both Questa and VCS during nightly regression 2024-05-09 08:20:44 -07:00
David Harris
3c86d3d8e0 Run testfloat during nightly regression 2024-05-08 08:08:58 -07:00
Divya2030
a3f1a274d2 VCS Simulation Passed 2024-05-07 10:41:02 -07:00