Kip Macsai-Goren
|
25ad39939f
|
put privileged tests back into rv32/64gc
|
2022-05-04 21:20:25 +00:00 |
|
David Harris
|
9c4de0e9c1
|
FPU generates illegal instruction if MSTATUS.FS = 00
|
2022-05-03 11:56:31 +00:00 |
|
David Harris
|
dee32f70bf
|
Switched to behavioral comparator for best PPA
|
2022-05-03 11:00:39 +00:00 |
|
Kip Macsai-Goren
|
89cce88d33
|
fixed incorrect configs in regression
|
2022-04-25 19:28:47 +00:00 |
|
Kip Macsai-Goren
|
0f4ca62157
|
added working tests to test list, updated regression for new configs
|
2022-04-25 19:18:15 +00:00 |
|
David Harris
|
03f84bf11c
|
Extended sim time to fully boot Linux. Added comments to hazard unit
|
2022-04-24 13:51:00 +00:00 |
|
Ross Thompson
|
165a36acac
|
Modified wally-pipelined.do for no trace linux sim.
|
2022-04-21 09:52:33 -05:00 |
|
David Harris
|
861fbd698b
|
Run 4M instructions in buildroot test to get through kernel & VirtMem startup
|
2022-04-18 01:29:38 +00:00 |
|
David Harris
|
83d283354c
|
Added comments in fcvt
|
2022-04-17 16:53:10 +00:00 |
|
Ross Thompson
|
238cc9f9fd
|
Commented output power analysis to speed simulation.
|
2022-04-16 15:32:59 -05:00 |
|
Ross Thompson
|
f995ec2a54
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-04-10 13:41:27 -05:00 |
|
Ross Thompson
|
c3d9eafe60
|
Modified the linux test bench to take a new parameter which can run simulation from 470M out to login prompt. This shouldn't break the regression test or checkpointing.
|
2022-04-10 13:27:54 -05:00 |
|
bbracker
|
3b6cb5f0ba
|
small signs of life on new interrupt spoofing
|
2022-04-08 12:32:30 -07:00 |
|
David Harris
|
c22d6f2848
|
Added bootmem source ccode
|
2022-04-05 23:22:53 +00:00 |
|
Ross Thompson
|
d83db2cde5
|
Fixed the SDC clock divider so it actually can work during reset. This will enable the fpga to operate at a faster clock while the SDC is < 10Mhz.
|
2022-04-04 09:57:26 -05:00 |
|
Ross Thompson
|
e7abcd862f
|
fpga simulation works again.
|
2022-04-03 17:31:07 -05:00 |
|
Kip Macsai-Goren
|
cdea062287
|
added RV64IA config to have a config without compressed instructions
|
2022-04-02 18:24:08 +00:00 |
|
Ross Thompson
|
987236e463
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-04-01 17:18:25 -05:00 |
|
Ross Thompson
|
57eba4355e
|
Updated the fpga test bench.
|
2022-04-01 17:14:47 -05:00 |
|
bbracker
|
cbff9a7755
|
expand WALLY-PERIPH test to use SEIP on PLIC context 1
|
2022-03-31 18:02:06 -07:00 |
|
Kip Macsai-Goren
|
2e68ab7bb4
|
added test config that doesn't use compressed instructions for privileged tests
|
2022-03-28 19:12:31 +00:00 |
|
Skylar Litz
|
29d1f64588
|
add AtemptedInstructionCount signal
|
2022-03-26 21:28:57 +00:00 |
|
Skylar Litz
|
bb8587e06f
|
update to match new filesystem organization
|
2022-03-26 21:28:32 +00:00 |
|
bbracker
|
efb5d1dbc0
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-03-04 00:06:27 +00:00 |
|
bbracker
|
443dd40ea8
|
remove imperas32p tests
|
2022-03-04 00:06:18 +00:00 |
|
David Harris
|
545f569f78
|
Fixed fma files to stop breaking synthesis. Changed Makefiles to skip Imperas
|
2022-03-03 15:38:08 +00:00 |
|
bbracker
|
e28ca531e0
|
fix peripheral test and add it to regression
|
2022-03-02 23:44:39 +00:00 |
|
bbracker
|
c1290d493f
|
add CSRs to waveview
|
2022-03-02 18:31:10 +00:00 |
|
bbracker
|
d7b8c9d877
|
add rv32a tests to regression
|
2022-03-02 17:54:55 +00:00 |
|
bbracker
|
5f5cc514b8
|
fix buildroot checkpointing and add it back to regression
|
2022-03-02 16:00:19 +00:00 |
|
bbracker
|
4f22a55dd4
|
add LRSC test and add wally64a to regression
|
2022-03-02 07:09:37 +00:00 |
|
bbracker
|
41b3912abc
|
buildroot graphical sim bugfix
|
2022-03-01 03:24:23 +00:00 |
|
bbracker
|
04ace8c154
|
switch linux-testbench infrastructure over to new linux testvectors at /opt/riscv
|
2022-03-01 03:11:43 +00:00 |
|
bbracker
|
d620fb4442
|
deprecate imperas64p tests and move them over to the privilege configuration of wally-riscv-arch-test
|
2022-03-01 00:37:46 +00:00 |
|
David Harris
|
046259cff8
|
Moved regression work directories to regression/wkdir to reduce clutter
|
2022-02-27 17:35:09 +00:00 |
|
David Harris
|
eb0bbacd43
|
Temporarily removed tests/imperas-riscv-tests from Makefile because of license issue
|
2022-02-27 15:12:10 +00:00 |
|
David Harris
|
eda60a7691
|
Moved Softfloat / TestFloat
|
2022-02-26 19:17:32 +00:00 |
|
Ross Thompson
|
d331b9f29d
|
Fixed "bug" with wally-pipelined.do
|
2022-02-22 22:19:25 -06:00 |
|
bbracker
|
6caa97bb26
|
change UART PLIC IRQ mapping from 4 to 10 to match virt model; move WALLY-PERIPH tests to wally arch tests
|
2022-02-22 03:46:08 +00:00 |
|
Ross Thompson
|
ad237b3ce5
|
Accidentally cleared dirty bit when setting access bit in hptw.
|
2022-02-17 16:20:20 -06:00 |
|
Ross Thompson
|
0eec096474
|
Rough implementation passing regression test with hptw atomic writes to memory.
|
2022-02-17 14:46:11 -06:00 |
|
Ross Thompson
|
2fc7dc3e57
|
Fixed a bunch of the virtual memory changes. Now supports atomic update of PTE in memory concurrent with TLB.
|
2022-02-17 10:04:18 -06:00 |
|
Ross Thompson
|
62f5f1e622
|
Broken state. address translation not working after changes to hptw to support atomic updates to PT.
|
2022-02-16 23:37:36 -06:00 |
|
Ross Thompson
|
eafd52e2bc
|
Added additional suppresses to vsim command incase buildroot files are missing.
|
2022-02-16 17:05:54 -06:00 |
|
Skylar Litz
|
0c69d3291d
|
update bugfinder script to new file organization
|
2022-02-15 22:58:18 +00:00 |
|
Ross Thompson
|
a440bc2ac5
|
More cache cleanup.
|
2022-02-13 15:47:27 -06:00 |
|
Ross Thompson
|
1e7e59bdbd
|
Changed names of signals in cache.
|
2022-02-13 15:06:18 -06:00 |
|
Ross Thompson
|
b1cba4be2b
|
Updates to linux wave.
|
2022-02-11 13:28:18 -06:00 |
|
Ross Thompson
|
9145a96b53
|
Updated linux wave.
|
2022-02-11 13:15:42 -06:00 |
|
Ross Thompson
|
3f4ae91468
|
linux wave cleanup.
|
2022-02-11 10:48:45 -06:00 |
|