Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
7,159 Commits 5 Branches 2 Tags 53 MiB
c4a762754d
Commit Graph

7159 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Kevin Kim
f91d8c20e4 fixed bug where opctrl not changing when running several intdivrem tests 2023-07-12 19:26:05 -07:00
Ross Thompson
96b8f34d1a Got xcelium running wally, but it fails to actually preload the memories. 2023-07-12 13:56:57 -05:00
Ross Thompson
add1a6996e Merge branch 'main' of github.com:ross144/cvw 2023-07-11 15:09:07 -05:00
Ross Thompson
f30c92e82a Added wfi and interrupt to tracer. 2023-07-11 15:09:04 -05:00
Ross Thompson
58dfc15844 Merge branch 'main' of github.com:ross144/cvw into main 2023-07-11 15:08:26 -05:00
Ross Thompson
c12bc4f435 Created separate temporary testbench for xcelium. 2023-07-11 15:07:33 -05:00
Ross Thompson
b26dc6db7f Simplificaiton of function tracker. 2023-07-11 10:51:17 -05:00
Ross Thompson
05b1cce2d1 RTL changes for Xcelium. 2023-07-11 10:51:02 -05:00
Kevin Kim
5fb862639d more bug fixes in testbench-fp 2023-07-10 16:43:54 -07:00
Ross Thompson
e647937b27 Fixed the privilege decoder bug which prevented the fpga linux boot. 2023-07-10 17:00:06 -05:00
Ross Thompson
47ee92d6e5
Merge pull request #359 from davidharrishmc/dev 
CSR updates
 2023-07-10 13:16:57 -04:00
Kevin Kim
05c2bd88df remw works 2023-07-09 23:20:18 -07:00
Kevin Kim
2a68e4a065 bug fixes in opctrl and test selection 2023-07-09 22:23:39 -07:00
Kevin Kim
8ea98c52cf divremsqrt passes int64 and rem64!! 2023-07-09 21:00:47 -07:00
David Harris
c91bbc3ca8 MENVCFG only exists if U_SUPPORTED 2023-07-09 18:25:07 -07:00
Kevin Kim
9343c2296e testbench now compiles with basic infrastructure to do int64rem test on drsu 2023-07-08 20:42:16 -07:00
David Harris
77e0bdba50
Merge pull request #358 from ross144/main 
Fixes the FPGA linux boot after parameterization.  Note commit 4d1ddd0c breaks the FPGA again
 2023-07-07 17:09:57 -07:00
Ross Thompson
4e54e5169b Changes for xcelium. 2023-07-07 18:22:28 -05:00
Ross Thompson
74834bde2c Removed duplicate signal name from testbench. 2023-07-07 16:34:08 -05:00
Ross Thompson
850d8c2b24 Fixed slight bug in config from parameterization. 2023-07-07 16:33:34 -05:00
Ross Thompson
da499aafc0 Merge branch 'main' of github.com:ross144/cvw 2023-07-07 13:25:00 -05:00
Kevin Kim
23bb96f857 divremsqrt now includes f64 2023-07-06 21:23:46 -07:00
Kevin Kim
f170f93576 Merge branch 'divsqrtrem' of https://github.com/kipmacsaigoren/cvw into divsqrtrem 2023-07-06 19:49:14 -07:00
Kevin Kim
6851233303 extraneous files 2023-07-06 19:49:13 -07:00
Kevin Kim
8d898b16c7 fixed sticky bit logic bug 2023-07-06 19:48:25 -07:00
Ross Thompson
40b2f7ff9c Updated comments. 2023-07-06 15:24:26 -05:00
Ross Thompson
dc50ddd75e Removed unused parameter. 2023-07-06 14:57:07 -05:00
Ross Thompson
0394f3232f Merge branch 'main' of https://github.com/openhwgroup/cvw 2023-07-06 14:55:43 -05:00
David Harris
74a573cedd Removed outdated commment about endianness 2023-07-06 12:41:46 -07:00
David Harris
29e62f05a4 Removed MTINST, which is not used in a system without a hypervisor 2023-07-06 12:40:53 -07:00
Ross Thompson
18278b7f4d It's a bit hacky, but the plic now passes the regression test and should be compatible with the fpga. 2023-07-06 14:07:37 -05:00
Ross Thompson
ba9d5287d9 This is at least functionally correct, but has verilator lint issues. 2023-07-06 11:53:34 -05:00
Ross Thompson
930aed0898 closer, but the wally32/64priv tests are failing. 2023-07-05 17:47:38 -05:00
Ross Thompson
c0fdd3fbca Partially solved fpga boot. 2023-07-05 17:30:55 -05:00
Ross Thompson
60cc5c97f4
Merge pull request #355 from davidharrishmc/dev 
Decoder improvements
 2023-07-05 00:08:49 -04:00
David Harris
19efc4eda8 Fixed comment typo 2023-07-04 11:34:58 -07:00
David Harris
34ce25ca81 Commented SVADU requirements for wally32priv mmu tests 2023-07-04 11:34:07 -07:00
David Harris
4f07d89d74 fixed spacing in fdivsqrt 2023-07-04 11:27:36 -07:00
David Harris
4c921fc797 Added logic to warn about x in memory reads. Added cbo instruction names to testbench decoder 2023-07-02 13:29:27 -07:00
David Harris
e6ba362794 Added prefetch instructions; sent cbo instructions to LSU 2023-07-02 10:55:35 -07:00
David Harris
cc87317189 Added prefetch signals 2023-07-02 10:06:58 -07:00
David Harris
a5c6ae1f78 Enhanced decoder to produce individual CMOpE output for the 4 CMO instructions 2023-07-02 09:35:05 -07:00
David Harris
6a88ac28e4 Fixed csr typos 2023-07-02 02:01:40 -07:00
David Harris
96477a4879 Fixed ENVCFG to reply on both MENVCFG and SENVCFG when in user mode 2023-07-02 02:00:27 -07:00
David Harris
e2708534cd Added environment configuration control (menvcfg/senvcfg) of cbo instructions 2023-07-02 01:52:25 -07:00
David Harris
4d1ddd0c91 Gated floating-point load/stores with STATUS_FS and added initial decoding for Cache Management Operations 2023-07-02 00:34:30 -07:00
David Harris
110dd42cfb improved decoder checking atomic and RW and MW and privileged instructions 2023-07-02 00:02:03 -07:00
David Harris
07cf1dd9da improved decoder checking atomic instructions 2023-07-01 23:10:57 -07:00
David Harris
e05288afd9 Improved instruction decoding for illegal floating-point loads/stores and fences 2023-07-01 22:48:04 -07:00
Kevin Kim
0de69d73c0
Merge branch 'openhwgroup:main' into divsqrtrem 2023-06-29 16:28:31 -07:00