Ross Thompson
|
96cc4c7ebe
|
Cleaned up the wavefile and added logic to linearly populate the LRU before all ways are filled.
|
2022-11-29 14:09:48 -06:00 |
|
Ross Thompson
|
78acd40424
|
Renamed signals in the cache.
|
2022-11-29 10:52:40 -06:00 |
|
Ross Thompson
|
4e926ba4cf
|
Signal name changes for LRU.
|
2022-11-20 22:31:36 -06:00 |
|
Ross Thompson
|
13e6f7d80b
|
Changed names of cache signals.
|
2022-11-13 21:36:12 -06:00 |
|
Ross Thompson
|
788ae5fb18
|
Updated wave file.
|
2022-11-13 21:34:45 -06:00 |
|
Ross Thompson
|
d912981ec9
|
Wavefile update.
|
2022-11-10 15:48:06 -06:00 |
|
Ross Thompson
|
51408c620e
|
Found a way to remove the interlock fsm. Dramatically reducing the complexity of virtual memory and page table walks.
|
2022-10-23 13:46:50 -05:00 |
|
Ross Thompson
|
22603464ae
|
Fixed uncached read bug introduced by yesterday's changes.
|
2022-10-13 11:11:36 -05:00 |
|
Ross Thompson
|
b01ee070bd
|
Updated wavefile.
|
2022-10-05 14:55:40 -05:00 |
|
Ross Thompson
|
2c0132aa9c
|
Renamed signals in EBU.
|
2022-09-29 18:29:38 -05:00 |
|
Ross Thompson
|
ac864a6ca3
|
Merged together bram1p1rw with sram1p1rw as sram1p1rw.
Fixed a major issue with the real SRAM implemenation.
|
2022-09-21 12:20:00 -05:00 |
|
Ross Thompson
|
cea012a640
|
renamed multimanager to multicontroller.
|
2022-09-14 14:03:37 -05:00 |
|
Ross Thompson
|
c7d3580637
|
Renamed signals in the LSU.
|
2022-09-13 11:47:39 -05:00 |
|
Ross Thompson
|
c87268baf1
|
Modified ram_ahb to work with different latencies.
|
2022-09-04 14:46:15 -05:00 |
|
Ross Thompson
|
f2f1169a04
|
Renamed AHBCachebusdp to abhcacheinterface.
|
2022-08-31 14:12:19 -05:00 |
|
Ross Thompson
|
5409501ca6
|
Maybe fixed it?
|
2022-08-30 18:08:34 -05:00 |
|
Ross Thompson
|
cce3fdd0e3
|
Updates to wave file.
|
2022-08-30 17:34:36 -05:00 |
|
Ross Thompson
|
8b9f30c91a
|
more progress.
|
2022-08-30 17:32:32 -05:00 |
|
Ross Thompson
|
fab3a2b791
|
Temporary commit.
|
2022-08-30 15:40:42 -05:00 |
|
Ross Thompson
|
315f662eb9
|
More progress.
|
2022-08-30 15:27:19 -05:00 |
|
Ross Thompson
|
637d60b64c
|
Progress.
|
2022-08-30 14:17:00 -05:00 |
|
Ross Thompson
|
b0aea77b20
|
Added generate around uncore.
|
2022-08-25 10:35:24 -05:00 |
|
Ross Thompson
|
01a7718471
|
Added generate around ebu.
|
2022-08-25 09:24:13 -05:00 |
|
Ross Thompson
|
517c0f6c35
|
Changed signal names.
|
2022-08-17 16:12:04 -05:00 |
|
Ross Thompson
|
719b00e338
|
Overlapped read fetch line end with eviction write line start. I'm a bit concerned this is not well tested.
|
2022-07-24 01:20:29 -05:00 |
|
Ross Thompson
|
f3cf46d633
|
Added more i-cache signals to wave file.
|
2022-07-24 00:24:13 -05:00 |
|
Ross Thompson
|
abc79c6c8e
|
Possible improvement to cache which removes the cpu_busy states.
|
2022-07-22 23:20:37 -05:00 |
|
Ross Thompson
|
8698799077
|
Reverted to fetched the demand cache line first then doing the eviction. This is important because of an optimization in the replacement policy. The replacement policy updates the LRU 1 cycle late and reads the LRU 1 cycle late for critical path timing. This means doing the eviction first requires an initial 1 cycle delay but this delay has to be applied to all misses because we don't know if an eviction is required. Since reading the demand line first is logically ok so long as it is not written to the sram until after the eviction.
|
2022-07-19 22:42:25 -05:00 |
|
Ross Thompson
|
a79e5e11f6
|
Merged together the cache speed updates with the cache sram changes. The fstore2 changes still need to be added.
|
2022-07-18 23:37:18 -05:00 |
|
slmnemo
|
75dffe4dcc
|
Merge branch 'main' into cacheburstmode
|
2022-06-09 17:51:03 -07:00 |
|
David Harris
|
5612ca7041
|
qslc_r4a2 generator
|
2022-06-09 17:26:47 +00:00 |
|
slmnemo
|
a64e65e54c
|
Fixed ifu displaying LSU bus state in wave.do
|
2022-06-08 15:30:32 -07:00 |
|
DTowersM
|
abb6ba97cf
|
removed delapidated signals SIE_REGW SIP_REGW TimerIntM SwIntM
|
2022-05-31 20:10:56 +00:00 |
|
bbracker
|
cbff9a7755
|
expand WALLY-PERIPH test to use SEIP on PLIC context 1
|
2022-03-31 18:02:06 -07:00 |
|
bbracker
|
c1290d493f
|
add CSRs to waveview
|
2022-03-02 18:31:10 +00:00 |
|
bbracker
|
6caa97bb26
|
change UART PLIC IRQ mapping from 4 to 10 to match virt model; move WALLY-PERIPH tests to wally arch tests
|
2022-02-22 03:46:08 +00:00 |
|
Ross Thompson
|
2fc7dc3e57
|
Fixed a bunch of the virtual memory changes. Now supports atomic update of PTE in memory concurrent with TLB.
|
2022-02-17 10:04:18 -06:00 |
|
Ross Thompson
|
62f5f1e622
|
Broken state. address translation not working after changes to hptw to support atomic updates to PT.
|
2022-02-16 23:37:36 -06:00 |
|
Ross Thompson
|
a440bc2ac5
|
More cache cleanup.
|
2022-02-13 15:47:27 -06:00 |
|
Ross Thompson
|
1e7e59bdbd
|
Changed names of signals in cache.
|
2022-02-13 15:06:18 -06:00 |
|
Ross Thompson
|
9ad4523b9d
|
Updated wave files to reflect recent changes.
|
2022-02-10 17:52:19 -06:00 |
|
David Harris
|
e92461159d
|
cache cleanup
|
2022-02-03 15:36:11 +00:00 |
|
Ross Thompson
|
88a408b3e6
|
Added helpful signals to wavefile.
Makefile for tests now creates the function address to name mapping files.
The function name and test name are included in the wave file.
|
2022-02-02 10:15:54 -06:00 |
|
Ross Thompson
|
058b368a22
|
Improved function_radix to not printout warnings when no valid function is found.
|
2022-02-01 18:03:09 -06:00 |
|
Ross Thompson
|
138b17a399
|
Setup the main regression test to be able to handle coremark.
|
2022-02-01 17:00:11 -06:00 |
|
Ross Thompson
|
3475e142a5
|
Repaired wavefile and fixed modelsim warning.
|
2022-01-31 12:34:17 -06:00 |
|
Ross Thompson
|
de0bef4f5b
|
Updated wave.do to match the ifu/lsu changes.
|
2022-01-28 14:37:15 -06:00 |
|
Ross Thompson
|
1bb8d36308
|
Moved all instr/load/storeamo faults to mmu with the exception of instr misaligned fault.
|
2022-01-27 17:11:27 -06:00 |
|
David Harris
|
ca1f7ce5d3
|
Renamed wallypipelinedhart to wallypipelinedcore
|
2022-01-20 16:02:08 +00:00 |
|
David Harris
|
f7f3882cb8
|
Moved Dcache into bus block
|
2022-01-15 00:39:07 +00:00 |
|