bbracker
|
777de6e05b
|
whoops fix address for PLIC int enables in checkpoint generation
|
2022-04-13 01:36:09 -07:00 |
|
bbracker
|
2900117341
|
fix genCheckpoint.sh binary memory dump
|
2022-03-27 20:54:59 -07:00 |
|
bbracker
|
6b812f33e1
|
change genCheckpoint.sh to only log 128MB of RAM
|
2022-03-27 19:16:39 -07:00 |
|
bbracker
|
9f60256f22
|
1st attempt at multiple channel PLIC
|
2022-03-24 17:08:10 -07:00 |
|
bbracker
|
9dbcdca433
|
change UART state saving to temporarily modify LCR so that DLAB=0 when reading addresses 0 and 1 so that we get RBR and IER instead of divisor latch registers
|
2022-03-07 22:12:08 -08:00 |
|
bbracker
|
52bfd65fd3
|
change checkpoint generation to integrate GDB scripting more cleanly and save UART and PLIC state
|
2022-03-07 17:59:49 -08:00 |
|
bbracker
|
ca6bb7c2d2
|
needed to initialize checkpoint directory
|
2022-03-06 14:51:25 -08:00 |
|
bbracker
|
6b1b471ca6
|
no longer use cythonization on python parser scripts because its a little complicated and has marginal benefit
|
2022-03-06 14:40:26 -08:00 |
|
bbracker
|
2e6fa01b9b
|
give genCheckpoint the same de-sudo'ing treatement
|
2022-03-06 14:37:12 -08:00 |
|
bbracker
|
228f693f13
|
remove checkpoint trace generation since that requires qemu hacking and because we are able to generate the whole trace on VLSI
|
2022-03-06 14:04:30 -08:00 |
|
bbracker
|
dd4882ab27
|
copy over truncated trace into checkpoint if not freshly generating a trace
|
2022-03-01 03:38:48 +00:00 |
|
bbracker
|
5c11ff2a72
|
add option to not generate a trace when making checkpoints
|
2022-03-01 03:13:01 +00:00 |
|
bbracker
|
8321c76d95
|
greatly improve trace-generating checkpoint process with QEMU hack
|
2022-02-28 23:00:00 +00:00 |
|
bbracker
|
e9e358cdd0
|
revived checkpointing and hacked it up to generate a trace starting at the checkpoint
|
2022-02-25 23:51:40 +00:00 |
|