slmnemo
|
2f3689063a
|
Revert Commit 61ebf68939
|
2022-05-28 03:35:17 -07:00 |
|
slmnemo
|
9b55e9da38
|
Changed NO_IE_MTIME_CHECKPOINT so it uses the new parameter name
|
2022-05-28 03:16:55 -07:00 |
|
slmnemo
|
61ebf68939
|
Deparametrized Linux testbench and removed mentions of parameters in wally-pipelined.do
|
2022-05-28 03:14:49 -07:00 |
|
Katherine Parry
|
b288f812ab
|
moved lzc to generic and small optimizations on fcvt
|
2022-05-27 09:04:02 -07:00 |
|
slmnemo
|
466fb71add
|
added a todo to riscv-wally so that long buildroot looks for a successful boot rather than a specific instruction
|
2022-05-25 17:40:57 -07:00 |
|
Katherine Parry
|
c264585fe8
|
single and double conversions pass all tests
|
2022-05-25 23:02:02 +00:00 |
|
slmnemo
|
cd9f0cd6bd
|
fixed a comment spelling typo
|
2022-05-23 19:24:28 -07:00 |
|
Katherine Parry
|
6bc31f2e78
|
Fixed unpacker bug LT EQ LE pass testfloat
|
2022-05-20 17:19:50 +00:00 |
|
slmnemo
|
3b4286ec33
|
fixed lint autofailing due to no log being produced in regression-wally
|
2022-05-19 18:30:59 -07:00 |
|
slmnemo
|
6c237e43d8
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-05-19 17:51:45 -07:00 |
|
slmnemo
|
a5490c7096
|
Added parameters for DEBUG_TRACE to buildroot, buildroot-checkpoint, and buildroot-notrace
|
2022-05-19 17:51:26 -07:00 |
|
slmnemo
|
05d14bdb3c
|
Added parameter to keep tracking on for buildroot and buildroot-checkpoint in regression.py
|
2022-05-19 17:50:48 -07:00 |
|
slmnemo
|
7d2bfb6db8
|
parametrized linux testbench's DEBUG_TRACE and added parameters to relevant calls of the linux testbench in wally-pipelined.do
|
2022-05-19 16:21:38 -07:00 |
|
Katherine Parry
|
b0881495a9
|
Bug fixed in unpacker and sub/add/mul tests pass TestFloat
|
2022-05-19 20:31:23 +00:00 |
|
Katherine Parry
|
cc0ab94ebc
|
Added fp tests - doesnpass yet
|
2022-05-19 16:32:30 +00:00 |
|
slmnemo
|
af14c8a064
|
added instructions to slack notifier
|
2022-05-18 16:50:31 -07:00 |
|
slmnemo
|
7cd673fa6e
|
simplified make-tests.sh to run the current makefile in regression
|
2022-05-17 17:29:34 -07:00 |
|
slmnemo
|
1131d41343
|
added wkdir in regression so regression runs out of box (assuming the old version of arch tests)
|
2022-05-17 20:32:38 +00:00 |
|
Kip Macsai-Goren
|
25ad39939f
|
put privileged tests back into rv32/64gc
|
2022-05-04 21:20:25 +00:00 |
|
David Harris
|
9c4de0e9c1
|
FPU generates illegal instruction if MSTATUS.FS = 00
|
2022-05-03 11:56:31 +00:00 |
|
David Harris
|
dee32f70bf
|
Switched to behavioral comparator for best PPA
|
2022-05-03 11:00:39 +00:00 |
|
Kip Macsai-Goren
|
89cce88d33
|
fixed incorrect configs in regression
|
2022-04-25 19:28:47 +00:00 |
|
Kip Macsai-Goren
|
0f4ca62157
|
added working tests to test list, updated regression for new configs
|
2022-04-25 19:18:15 +00:00 |
|
David Harris
|
03f84bf11c
|
Extended sim time to fully boot Linux. Added comments to hazard unit
|
2022-04-24 13:51:00 +00:00 |
|
Ross Thompson
|
165a36acac
|
Modified wally-pipelined.do for no trace linux sim.
|
2022-04-21 09:52:33 -05:00 |
|
David Harris
|
861fbd698b
|
Run 4M instructions in buildroot test to get through kernel & VirtMem startup
|
2022-04-18 01:29:38 +00:00 |
|
David Harris
|
83d283354c
|
Added comments in fcvt
|
2022-04-17 16:53:10 +00:00 |
|
Ross Thompson
|
238cc9f9fd
|
Commented output power analysis to speed simulation.
|
2022-04-16 15:32:59 -05:00 |
|
Ross Thompson
|
f995ec2a54
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-04-10 13:41:27 -05:00 |
|
Ross Thompson
|
c3d9eafe60
|
Modified the linux test bench to take a new parameter which can run simulation from 470M out to login prompt. This shouldn't break the regression test or checkpointing.
|
2022-04-10 13:27:54 -05:00 |
|
bbracker
|
3b6cb5f0ba
|
small signs of life on new interrupt spoofing
|
2022-04-08 12:32:30 -07:00 |
|
David Harris
|
c22d6f2848
|
Added bootmem source ccode
|
2022-04-05 23:22:53 +00:00 |
|
Ross Thompson
|
d83db2cde5
|
Fixed the SDC clock divider so it actually can work during reset. This will enable the fpga to operate at a faster clock while the SDC is < 10Mhz.
|
2022-04-04 09:57:26 -05:00 |
|
Ross Thompson
|
e7abcd862f
|
fpga simulation works again.
|
2022-04-03 17:31:07 -05:00 |
|
Kip Macsai-Goren
|
cdea062287
|
added RV64IA config to have a config without compressed instructions
|
2022-04-02 18:24:08 +00:00 |
|
Ross Thompson
|
987236e463
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-04-01 17:18:25 -05:00 |
|
Ross Thompson
|
57eba4355e
|
Updated the fpga test bench.
|
2022-04-01 17:14:47 -05:00 |
|
bbracker
|
cbff9a7755
|
expand WALLY-PERIPH test to use SEIP on PLIC context 1
|
2022-03-31 18:02:06 -07:00 |
|
Kip Macsai-Goren
|
2e68ab7bb4
|
added test config that doesn't use compressed instructions for privileged tests
|
2022-03-28 19:12:31 +00:00 |
|
Skylar Litz
|
29d1f64588
|
add AtemptedInstructionCount signal
|
2022-03-26 21:28:57 +00:00 |
|
Skylar Litz
|
bb8587e06f
|
update to match new filesystem organization
|
2022-03-26 21:28:32 +00:00 |
|
bbracker
|
efb5d1dbc0
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-03-04 00:06:27 +00:00 |
|
bbracker
|
443dd40ea8
|
remove imperas32p tests
|
2022-03-04 00:06:18 +00:00 |
|
David Harris
|
545f569f78
|
Fixed fma files to stop breaking synthesis. Changed Makefiles to skip Imperas
|
2022-03-03 15:38:08 +00:00 |
|
bbracker
|
e28ca531e0
|
fix peripheral test and add it to regression
|
2022-03-02 23:44:39 +00:00 |
|
bbracker
|
c1290d493f
|
add CSRs to waveview
|
2022-03-02 18:31:10 +00:00 |
|
bbracker
|
d7b8c9d877
|
add rv32a tests to regression
|
2022-03-02 17:54:55 +00:00 |
|
bbracker
|
5f5cc514b8
|
fix buildroot checkpointing and add it back to regression
|
2022-03-02 16:00:19 +00:00 |
|
bbracker
|
4f22a55dd4
|
add LRSC test and add wally64a to regression
|
2022-03-02 07:09:37 +00:00 |
|
bbracker
|
41b3912abc
|
buildroot graphical sim bugfix
|
2022-03-01 03:24:23 +00:00 |
|