Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Make cache output NOP after a reset

Browse Source
This commit is contained in:
Jarred Allen 2021-03-25 13:18:30 -04:00
parent fdecd6c56c
commit feabcf2d50
4 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
wally-pipelined/regression/wave-dos/ahb-waves.do
View File

@ -4,7 +4,7 @@ add wave -divider
#add wave /testbench/dut/hart/ebu/IReadF
add wave /testbench/dut/hart/DataStall
add wave /testbench/dut/hart/InstrStall
add wave /testbench/dut/hart/ICacheStallF
add wave /testbench/dut/hart/StallF
add wave /testbench/dut/hart/StallD
add wave /testbench/dut/hart/StallE

2
wally-pipelined/regression/wave-dos/cache-waves.do
View File

@ -4,7 +4,7 @@ add wave -divider
#add wave /testbench/dut/hart/ebu/IReadF
add wave /testbench/dut/hart/DataStall
add wave /testbench/dut/hart/InstrStall
add wave /testbench/dut/hart/ICacheStallF
add wave /testbench/dut/hart/StallF
add wave /testbench/dut/hart/StallD
add wave /testbench/dut/hart/StallE

2
wally-pipelined/regression/wave-dos/default-waves.do
View File

@ -6,7 +6,7 @@ add wave /testbench/reset
add wave -divider
#add wave /testbench/dut/hart/ebu/IReadF
add wave /testbench/dut/hart/DataStall
add wave /testbench/dut/hart/InstrStall
add wave /testbench/dut/hart/ICacheStallF
add wave /testbench/dut/hart/StallF
add wave /testbench/dut/hart/StallD
add wave /testbench/dut/hart/StallE

6
wally-pipelined/src/ifu/icache.sv
View File

@ -126,7 +126,7 @@ module icachecontroller #(parameter LINESIZE = 256) (
);
logic [31:0] AlignedInstrRawF, AlignedInstrRawD;
logic FlushDLastCycle;
logic FlushDLastCycleN;
const logic [31:0] NOP = 32'h13;
// TODO allow compressed instructions
@ -148,8 +148,8 @@ module icachecontroller #(parameter LINESIZE = 256) (
endgenerate
flopenr #(32) AlignedInstrRawDFlop(clk, reset, ~StallD, AlignedInstrRawF, AlignedInstrRawD);
flopr #(1) FlushDLastCycleFlop(clk, reset, FlushD | (FlushDLastCycle & StallF), FlushDLastCycle);
mux2 #(32) InstrRawDMux(AlignedInstrRawD, NOP, FlushDLastCycle, InstrRawD);
flopr #(1) FlushDLastCycleFlop(clk, reset, ~FlushD & (FlushDLastCycleN | ~StallF), FlushDLastCycleN);
mux2 #(32) InstrRawDMux(AlignedInstrRawD, NOP, ~FlushDLastCycleN, InstrRawD);
// Handle cache faults