mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
Update csri.sv
Program clean up
This commit is contained in:
parent
7dc1595ccc
commit
f7522ad53c
@ -81,7 +81,6 @@ module csri import cvw::*; #(parameter cvw_t P) (
|
|||||||
else if (WriteMIEM) MIE_REGW <= (CSRWriteValM[11:0] & MIE_WRITE_MASK); // MIE controls M and S fields
|
else if (WriteMIEM) MIE_REGW <= (CSRWriteValM[11:0] & MIE_WRITE_MASK); // MIE controls M and S fields
|
||||||
else if (WriteSIEM) MIE_REGW <= (CSRWriteValM[11:0] & 12'h222 & MIDELEG_REGW) | (MIE_REGW & 12'h888); // only S fields
|
else if (WriteSIEM) MIE_REGW <= (CSRWriteValM[11:0] & 12'h222 & MIDELEG_REGW) | (MIE_REGW & 12'h888); // only S fields
|
||||||
|
|
||||||
|
|
||||||
assign MIP_REGW = {MExtInt, 1'b0, SExtInt|MIP_REGW_writeable[9], 1'b0,
|
assign MIP_REGW = {MExtInt, 1'b0, SExtInt|MIP_REGW_writeable[9], 1'b0,
|
||||||
MTimerInt, 1'b0, STIP, 1'b0,
|
MTimerInt, 1'b0, STIP, 1'b0,
|
||||||
MSwInt, 1'b0, MIP_REGW_writeable[1], 1'b0};
|
MSwInt, 1'b0, MIP_REGW_writeable[1], 1'b0};
|
||||||
|
Loading…
Reference in New Issue
Block a user