Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-24 21:44:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fixed linting issues.

Browse Source
This commit is contained in:
Ross Thompson 2022-04-01 15:20:45 -05:00
parent 178ecaa451
commit f58a1eff9e
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
pipelined/src/generic/flop/bram2p1r1w.sv
View File

@ -78,8 +78,8 @@ module bram2p1r1w
end
-----/\----- EXCLUDED -----/\----- */
initial begin
if(PRELOAD_ENABLED) begin
if(PRELOAD_ENABLED) begin
initial begin
RAM[0] = 64'h94e1819300002197;
RAM[1] = 64'h4281420141014081;
RAM[2] = 64'h4481440143814301;

2
pipelined/src/uncore/uartPC16550D.sv
View File

@ -310,7 +310,7 @@ module uartPC16550D(
if (rxfifohead == rxfifotail +1) rxdataready <= #1 0;
end else begin
rxdataready <= #1 0;
RXBR <= #1 {0, RXBR[9:0]}; // Ben 31 March 2022: I added this so that rxoverrunerr permanently goes away upon reading RBR (when not in FIFO mode)
RXBR <= #1 {1'b0, RXBR[9:0]}; // Ben 31 March 2022: I added this so that rxoverrunerr permanently goes away upon reading RBR (when not in FIFO mode)
end
end else if (~MEMWb & A == 3'b010) // writes to FIFO Control Register
if (Din[1] | ~Din[0]) begin // rx FIFO reset or FIFO disable clears FIFO contents