Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Move wsim debug flag to common flags section

Browse Source
This commit is contained in:
Jordan Carlin 2024-12-02 13:56:34 -08:00
parent 783b81f8b8
commit edf96a7211
No known key found for this signature in database
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
bin/wsim
View File

@ -85,6 +85,8 @@ def prepSim(args, ElfFile):
args.params += f' TEST="{args.testsuite}" ' args.params += f' TEST="{args.testsuite}" '
if ElfFile != "": if ElfFile != "":
args.args += f" {ElfFile}" args.args += f" {ElfFile}"
if args.gui and args.tb == "testbench":
args.params += " DEBUG=1 "
if args.ccov: if args.ccov:
flags += " --ccov" flags += " --ccov"
if args.fcov: if args.fcov:
@ -135,8 +137,6 @@ def runSim(args, flags, prefix):
def runQuesta(args, flags, prefix): def runQuesta(args, flags, prefix):
# Force Questa to use 64-bit mode, sometimes it defaults to 32-bit even on 64-bit machines # Force Questa to use 64-bit mode, sometimes it defaults to 32-bit even on 64-bit machines
prefix = "MTI_VCO_MODE=64 " + prefix prefix = "MTI_VCO_MODE=64 " + prefix
if (args.gui) and (args.tb == "testbench"):
args.params += "DEBUG=1"
if (args.args != ""): if (args.args != ""):
args.args = f' --args \\"{args.args}\\"' args.args = f' --args \\"{args.args}\\"'
if (args.params != ""): if (args.params != ""):