Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

More code cleanup for CacheSim.py

Browse Source
This commit is contained in:
Rose Thompson 2024-11-13 10:45:33 -06:00
parent 77d47e531f
commit db3a7d5bbd
1 changed files with 1 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
bin/CacheSim.py
View File

@ -85,15 +85,7 @@ class Cache:
for line in way: for line in way:
line.dirty = False line.dirty = False
# invalidate this specific line # access a cbo type instruction
def cboinvalidate(self, addr):
tag, setnum, _ = self.splitaddr(addr)
for waynum in range(self.numways):
line = self.ways[waynum][setnum]
if line.tag == tag and line.valid:
line.dirty = 0
line.valid = 0
def cbo(self, addr, invalidate): def cbo(self, addr, invalidate):
tag, setnum, _ = self.splitaddr(addr) tag, setnum, _ = self.splitaddr(addr)
for waynum in range(self.numways): for waynum in range(self.numways):