Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fixed division by zero in coremark postprocessing

Browse Source
This commit is contained in:
David Harris 2023-05-16 13:53:03 -07:00
parent 02c61a0d25
commit b7ebce1487
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
benchmarks/coremark/coremark-postprocess.py
View File

@ -37,6 +37,14 @@ for lineNum in range(len(logLines)):
ICacheAccess = int(contents[-1]) ICacheAccess = int(contents[-1])
ICacheLineNum = lineNum + 2 ICacheLineNum = lineNum + 2
# prevent division by zero
if (dCacheAccess == 0):
dCacheAccess = 1;
if (ICacheAccess == 0):
ICacheAccess = 1;
if (branchesTot == 0):
branchesTot = 1;
# need to add the number of previously added lines to the line number so that they stay in the intedned order. # need to add the number of previously added lines to the line number so that they stay in the intedned order.
logLines.insert(dCacheLineNum, "# D-cache Hits " + str(dCacheAccess - dCacheMisses) + "\n") logLines.insert(dCacheLineNum, "# D-cache Hits " + str(dCacheAccess - dCacheMisses) + "\n")
logLines.insert(dCacheLineNum+1, "# D-cache Miss Rate " + str(dCacheMisses / dCacheAccess) + "\n") logLines.insert(dCacheLineNum+1, "# D-cache Miss Rate " + str(dCacheMisses / dCacheAccess) + "\n")