Rename of DCacheMem to cacheway.

simplified dcache names.
This commit is contained in:
Ross Thompson 2021-08-25 13:33:15 -05:00
parent c48556836b
commit 83cc0266b2
2 changed files with 9 additions and 10 deletions

View File

@ -25,7 +25,7 @@
`include "wally-config.vh" `include "wally-config.vh"
module DCacheMem #(parameter NUMLINES=512, parameter BLOCKLEN = 256, TAGLEN = 26, module cacheway #(parameter NUMLINES=512, parameter BLOCKLEN = 256, TAGLEN = 26,
parameter OFFSETLEN, parameter INDEXLEN) parameter OFFSETLEN, parameter INDEXLEN)
(input logic clk, (input logic clk,
input logic reset, input logic reset,

View File

@ -202,10 +202,9 @@ module dcache
assign SRAMWordEnable = SRAMBlockWriteEnableM ? '1 : MemPAdrDecodedW; assign SRAMWordEnable = SRAMBlockWriteEnableM ? '1 : MemPAdrDecodedW;
DCacheMem #(.NUMLINES(NUMLINES), .BLOCKLEN(BLOCKLEN), .TAGLEN(TAGLEN), cacheway #(.NUMLINES(NUMLINES), .BLOCKLEN(BLOCKLEN), .TAGLEN(TAGLEN), .OFFSETLEN(OFFSETLEN), .INDEXLEN(INDEXLEN))
.OFFSETLEN(OFFSETLEN), .INDEXLEN(INDEXLEN)) MemWay[NUMWAYS-1:0](.clk,
MemWay[NUMWAYS-1:0](.clk(clk), .reset,
.reset(reset),
.Adr(SRAMAdr), .Adr(SRAMAdr),
.MemPAdrM(MemPAdrM[`PA_BITS-1:OFFSETLEN+INDEXLEN]), .MemPAdrM(MemPAdrM[`PA_BITS-1:OFFSETLEN+INDEXLEN]),
.WriteEnable(SRAMWayWriteEnable), .WriteEnable(SRAMWayWriteEnable),
@ -218,11 +217,11 @@ module dcache
.SetDirty(SetDirtyM), .SetDirty(SetDirtyM),
.ClearDirty(ClearDirtyM), .ClearDirty(ClearDirtyM),
.SelEvict, .SelEvict,
.VictimWay(VictimWay), .VictimWay,
.ReadDataBlockWayMaskedM(ReadDataBlockWayMaskedM), .ReadDataBlockWayMaskedM,
.WayHit(WayHit), .WayHit,
.VictimDirtyWay(VictimDirtyWay), .VictimDirtyWay,
.VictimTagWay(VictimTagWay)); .VictimTagWay);
always_ff @(posedge clk, posedge reset) begin always_ff @(posedge clk, posedge reset) begin
if (reset) begin if (reset) begin