Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-24 13:34:28 +00:00
Code Issues Packages Projects Releases Wiki Activity

Rename of DCacheMem to cacheway.

Browse Source 
simplified dcache names.
This commit is contained in:
Ross Thompson 2021-08-25 13:33:15 -05:00
parent c48556836b
commit 83cc0266b2
2 changed files with 9 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
wally-pipelined/src/cache/DCacheMem.sv → wally-pipelined/src/cache/cacheway.sv vendored
View File

@ -25,7 +25,7 @@
`include "wally-config.vh"
module DCacheMem #(parameter NUMLINES=512, parameter BLOCKLEN = 256, TAGLEN = 26,
module cacheway #(parameter NUMLINES=512, parameter BLOCKLEN = 256, TAGLEN = 26,
parameter OFFSETLEN, parameter INDEXLEN)
(input logic clk,
input logic reset,

17
wally-pipelined/src/cache/dcache.sv vendored
View File

@ -202,10 +202,9 @@ module dcache
assign SRAMWordEnable = SRAMBlockWriteEnableM ? '1 : MemPAdrDecodedW;
DCacheMem #(.NUMLINES(NUMLINES), .BLOCKLEN(BLOCKLEN), .TAGLEN(TAGLEN),
.OFFSETLEN(OFFSETLEN), .INDEXLEN(INDEXLEN))
MemWay[NUMWAYS-1:0](.clk(clk),
.reset(reset),
cacheway #(.NUMLINES(NUMLINES), .BLOCKLEN(BLOCKLEN), .TAGLEN(TAGLEN), .OFFSETLEN(OFFSETLEN), .INDEXLEN(INDEXLEN))
MemWay[NUMWAYS-1:0](.clk,
.reset,
.Adr(SRAMAdr),
.MemPAdrM(MemPAdrM[`PA_BITS-1:OFFSETLEN+INDEXLEN]),
.WriteEnable(SRAMWayWriteEnable),
@ -218,11 +217,11 @@ module dcache
.SetDirty(SetDirtyM),
.ClearDirty(ClearDirtyM),
.SelEvict,
.VictimWay(VictimWay),
.ReadDataBlockWayMaskedM(ReadDataBlockWayMaskedM),
.WayHit(WayHit),
.VictimDirtyWay(VictimDirtyWay),
.VictimTagWay(VictimTagWay));
.VictimWay,
.ReadDataBlockWayMaskedM,
.WayHit,
.VictimDirtyWay,
.VictimTagWay);
always_ff @(posedge clk, posedge reset) begin
if (reset) begin