Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-01 01:14:31 +00:00
Code Issues Packages Projects Releases Wiki Activity

changed shifter source select signal name

Browse Source
This commit is contained in:
Kevin Kim 2023-02-28 11:41:40 -08:00
parent 1506d50c63
commit 692e406976
2 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/ieu/alu.sv
View File

@ -56,6 +56,9 @@ module alu #(parameter WIDTH=32) (
logic Rotate; logic Rotate;
logic [WIDTH:0] shA; // XLEN+1 bit input source to shifter logic [WIDTH:0] shA; // XLEN+1 bit input source to shifter
logic [WIDTH-1:0] rotA; // XLEN bit input source to shifter logic [WIDTH-1:0] rotA; // XLEN bit input source to shifter
logic [1:0] shASelect; // select signal for shifter source generation mux
assign shASelect = {W64,SubArith};
if (`ZBS_SUPPORTED) begin: zbsdec if (`ZBS_SUPPORTED) begin: zbsdec
@ -67,7 +70,7 @@ module alu #(parameter WIDTH=32) (
// Sign/Zero extend mux // Sign/Zero extend mux
if (WIDTH == 64) begin // rv64 must handle word s/z extensions if (WIDTH == 64) begin // rv64 must handle word s/z extensions
always_comb always_comb
case ({W64, SubArith}) case (shASelect)
2'b00: shA = {{1'b0}, A}; 2'b00: shA = {{1'b0}, A};
2'b01: shA = {A[63], A}; 2'b01: shA = {A[63], A};
2'b10: shA = {{33'b0}, A[31:0]}; 2'b10: shA = {{33'b0}, A[31:0]};

3
src/ieu/controller.sv
View File

@ -197,7 +197,8 @@ module controller(
assign CSRWriteD = CSRReadD & !(CSRZeroSrcD & InstrD[13]); // Don't write if setting or clearing zeros assign CSRWriteD = CSRReadD & !(CSRZeroSrcD & InstrD[13]); // Don't write if setting or clearing zeros
assign SFenceVmaD = PrivilegedD & (InstrD[31:25] == 7'b0001001); assign SFenceVmaD = PrivilegedD & (InstrD[31:25] == 7'b0001001);
assign FenceD = SFenceVmaD | FenceXD; // possible sfence.vma or fence.i assign FenceD = SFenceVmaD | FenceXD; // possible sfence.vma or fence.i
//NOTE: Move the B conditional logic into bctrl
if (`ZBA_SUPPORTED) begin if (`ZBA_SUPPORTED) begin
// ALU Decoding is more comprehensive when ZBA is supported. Only conflict with Funct3 is with slt instructionsb // ALU Decoding is more comprehensive when ZBA is supported. Only conflict with Funct3 is with slt instructionsb
assign sltD = (Funct3D == 3'b010 & (~BSelectD[3])); assign sltD = (Funct3D == 3'b010 & (~BSelectD[3]));