mirror of
				https://github.com/openhwgroup/cvw
				synced 2025-02-11 06:05:49 +00:00 
			
		
		
		
	Reverted cache change
This commit is contained in:
		
							parent
							
								
									d0c40cca7a
								
							
						
					
					
						commit
						60c3cdad3a
					
				
							
								
								
									
										1
									
								
								pipelined/src/cache/cache.sv
									
									
									
									
										vendored
									
									
								
							
							
						
						
									
										1
									
								
								pipelined/src/cache/cache.sv
									
									
									
									
										vendored
									
									
								
							| @ -180,7 +180,6 @@ module cache #(parameter LINELEN,  NUMLINES,  NUMWAYS, DCACHE = 1) ( | ||||
|   mux3 #(`PA_BITS) CacheBusAdrMux(.d0({PAdr[`PA_BITS-1:OFFSETLEN], {{OFFSETLEN}{1'b0}}}), | ||||
| 		.d1({VictimTag, PAdr[SETTOP-1:OFFSETLEN], {{OFFSETLEN}{1'b0}}}), | ||||
| 		.d2({VictimTag, FlushAdr, {{OFFSETLEN}{1'b0}}}), | ||||
| 		.d2({VictimTag, FlushAdr, OFFSETLEN'b0}), | ||||
| 		.s({SelFlush, SelEvict}), | ||||
| 		.y(CacheBusAdr)); | ||||
| 
 | ||||
|  | ||||
		Loading…
	
		Reference in New Issue
	
	Block a user