Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

just in case: add rad.sv with comment + new cfg for openocd

Browse Source
This commit is contained in:
James Stine 2024-06-15 22:01:49 -05:00
parent 679ff3455b
commit 3a2e8ae3cc
2 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/debug/rad.sv
View File

@ -110,7 +110,10 @@ module rad import cvw::*; #(parameter cvw_t P) (
`MIP_REGNO : begin `MIP_REGNO : begin
ShiftCount = P.LLEN - 1; ShiftCount = P.LLEN - 1;
CSRegNo = 1; CSRegNo = 1;
RegReadOnly = 1; // Comment out because gives error on openocd
// This value cause the csrs to all go read-only
// which openocd doesnt like
//RegReadOnly = 1;
end end
[`HPMCOUNTERBASE_REGNO:`TIME_REGNO], [`HPMCOUNTERBASE_REGNO:`TIME_REGNO],

2
tests/debug/simple/openocd.cfg
View File

@ -22,7 +22,7 @@ adapter speed 1000
#ftdi tdo_sample_edge falling #ftdi tdo_sample_edge falling
set _CHIPNAME cvw set _CHIPNAME cvw
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x1002A005 jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x1002AC05
set _TARGETNAME $_CHIPNAME.cpu set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME riscv -chain-position $_TARGETNAME target create $_TARGETNAME riscv -chain-position $_TARGETNAME