Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Replaced double | and & with single. We were having issues with these verilator giving a warning about the parameter widths not matching. However the warning is not occuring anymore.

Browse Source
This commit is contained in:
Rose Thompson 2024-11-13 00:02:51 -06:00
parent 8993432928
commit 2fe73f8174
1 changed files with 1 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
testbench/common/loggers.sv
View File

@ -46,7 +46,7 @@ module loggers import cvw::*; #(parameter cvw_t P,
// performance counter logging // performance counter logging
logic BeginSample; logic BeginSample;
logic StartSample, EndSample; logic StartSample, EndSample;
if((PrintHPMCounters || BPRED_LOGGER) && P.ZICNTR_SUPPORTED) begin : HPMCSample if((PrintHPMCounters | BPRED_LOGGER) & P.ZICNTR_SUPPORTED) begin : HPMCSample
integer HPMCindex; integer HPMCindex;
logic StartSampleFirst; logic StartSampleFirst;
logic StartSampleDelayed, BeginDelayed; logic StartSampleDelayed, BeginDelayed;
@ -94,15 +94,6 @@ module loggers import cvw::*; #(parameter cvw_t P,
EndSampleFirst = '0; EndSampleFirst = '0;
end end
// this code needs to be with embench and coremark but not the else condition
/* -----\/----- EXCLUDED -----\/-----
if (TEST == "embench" | TEST == "coremark") begin
assign EndSample = EndSampleFirst & ~ EndSampleDelayed;
end else begin
assign EndSample = DCacheFlushStart & ~DCacheFlushDone;
end
-----/\----- EXCLUDED -----/\----- */
flopr #(1) EndSampleReg(clk, reset, EndSampleFirst, EndSampleDelayed); flopr #(1) EndSampleReg(clk, reset, EndSampleFirst, EndSampleDelayed);
always_comb always_comb
if (TEST == "embench" | TEST == "coremark") begin if (TEST == "embench" | TEST == "coremark") begin